eASIC Enables Nexus Chips to Reduce Power Consumption by 80% Over FPGAs

SANTA CLARA, Calif.—(BUSINESS WIRE)—July 8, 2008— eASIC Corporation, a provider of zero mask-charge ASIC devices, today announced that Nexus Chips, a leading Korean provider of graphics acceleration solutions, has leveraged eASICs Nextreme zero mask-charge ASIC in its latest 3D graphics acceleration system. By using Nextreme, Nexus Chips was able to obtain twice the performance while reducing power consumption by 80% compared to the FPGA that was previously being used.

Nexus Chips leading edge graphic acceleration devices are targeted at 3D gaming applications for cellular phones and mobile instruments. Nextremes fast logic fabric and dedicated memories were ideal for implementing fast video datapaths required in Nexus Chips latest acceleration system.

We are very impressed with the benefits that Nextreme zero mask-charge ASICs bring us, said Douglas (Doug-Myoung) Lee, CTO of Nexus Chips. Our customers simply do not like to see solutions with FPGAs because they are power hungry and lack the performance required for our applications. eASICs zero-mask charge, fast turnaround ASICs provide us the flexibility and rapid time-to-market of FPGAs, but with significantly higher performance, lower cost and lower power per device.

We see many designers wanting to use our Nextreme devices because they provide a greener, lower power alternative to FPGAs. Nextreme devices replace millions of SRAM cells used for interconnect in FPGAs with a single via layer interconnect to dramatically reduce the die size and power consumption, said Jasbinder Bhoot, eASICs Senior Director of Marketing. Todays high resolution, high frame-rate video applications demand solutions that excel in both performance and lower power trajectories.

About eASIC

eASIC is a fabless semiconductor company offering breakthrough zero mask-charge ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer ASICs with no mask-charges and no minimum order quantity.

Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information, please visit www.eASIC.com



Contact:

for eASIC
Spencer Horowitz, +1-408-832-9616
Spencerh(at)ieee.org

Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise