Login
 IP's Search 
 
 
PortabilityShow All
Only
Only
Only
Only
Only
Only
TypeShow All
Only
Only
Only
Only
Only
CategoriesShow All
CompaniesShow All
 Search Result 
« Prev | First…6 12…22 23 24 25 26 27 28 29 30 31 32 …42 56…Last | Next »
Displaying 2601-2700/6931

logiVIEW Perspective Transformation and Lens Correction Image Processor
logiVIEW
Features
logiWIN
Features
logiWIN
Features
Lossless & Near-Lossless JPEG-LS Decoder
JPEG-LS-D
Features
Lossless & Near-Lossless JPEG-LS Encoder
JPEG-LS-E
Features
Lossless and Lossy Frame Compress/Decompress IP core
CFrame50
Features
Low Bandwidth Integer PLL 5nm to 180nm
Features
Low Power12bit 640Msps silicon proven High performance Current Steering DAC IP Core
12bit 640Msps Current Steering DAC IP Core
Features
Low Profile Board XpressGX4-LP Based On Altera FPGA
Features
Low Profile Board XpressGX5-LP HE based on Altera FPGA
Features
Low Profile Board XpressV7-LP for Xilinx FPGA
Features
Low-Latency AVC/H.264 Baseline Profile Decoder Core
H264-D-BP
Features
Low-pass filter
180SMIC_LPF_01
Features
Low-Power AVC/H.264 Baseline Profile Decoder Core
H264-LD-BP
Features
Low-Power AVC/H.264 Baseline Profile Encoder Core
H264-E-BPS
Features
Low-Power Deeply Embedded RISC-V Processor
BA51
Features
Low-power, performance-efficient, compact security processors help protect against logical, hardware and physical attacks
dwc_secure_arc_sem
Features
LPDDR2 SDRAM Controller
Features
LPDDR3 DRAM Memory Controller
ARASTU_LPDDR3_MEM_CONTR
Features
LPDDR3/4 DRAM Memory Controller
ARASTU_LPDDR3/4_MEM_CONTR
Features
LPDDR4 DRAM Memory Controller
ARASTU_LPDDR4_MEM_CONTR
Features
LPDDR4 multiPHY in TSMC (16nm)
dwc_lpddr4_multiphy_tsmc
Features
LPDDR4 multiPHY V2 in Samsung (10nm, 14nm)
dwc_lpddr4_multiphy_v2_samsung
Features
LPDDR4 multiPHY V2 in TSMC (12nm, 16nm, 28nm)
dwc_lpddr4_multiphy_v2_tsmc
Features
LPDDR4 multiPHY V2 in TSMC (16nm) for Automotive
dwc_lpddr4_multiphy_v2_tsmc_automotive
Features
LPDDR4 multiPHY V2 in UMC (28nm)
dwc_lpddr4_multiphy_v2_umc
Features
LPDDR4 SDRAM Controller Core
Features
LPDDR4X multiPHY in GlobalFoundries (14nm)
dwc_lpddr4x_multiphy_globalfoundries
Features
LPDDR4X multiPHY in TSMC (16nm, 12nm, 7nm)
dwc_lpddr4x_multiphy_tsmc
Features
LRW1 Core
Features
LRW2 Family of Cores
Features
LVCMOS
Features
LVDS
CL11001
LVDS (FPD-link)
CL12451
LVDS / MLVDS
Features
LVDS De-Serializer
MXL-DS-LVDS
Features
LVDS reference
LVDS500REF-TJ
LVDS Serializer
MXL-SR-LVDS
Features
LVDS_RX - CMOS LVDS Receiver
Features
LVDS_TX - CMOS LVDS Transmitter
Features
LVDSR80H80A
Features
LVPECL
Features
LVTTL
Features
LZS
M-JPEG Dec
Features
M-JPEG Enc
Features
M-PHY
Features
M1284H-A1 IEEE 1284 Host Parallel Port; 79 unidirectional I/O ports, 60.5% utilization of an A54SX16A FPGA, 333 S modules, 545 C modules, 57 MHz Post layout per
M146818APB
Features
M146818S
Features
M16450
Features
M16550
Features
M16550A-B1 Enhanced UART w/FIFO; 346/1536 macrocells, 3/12 channel memory blocks and 43/294 unidirectional I/O ports of CY39100V676-200MBC CPLD device utilized,
M16550APB
Features
M16550OCP
Features
M16550S: Enhanced UART with FIFOs and Synchronous CPU I/F
Features
M16C450D1 UART; 434 Logic Cells and 41 I/Os of 20K400EFC672 PLD device utilized, 111 MHz post layout performance
M16X50-A1 Enhanced UART; 43 unidirectional I/O ports, 16-byte Rx and Tx FIFOs, 56.8% utilization of an A54SX32A FPGA, 639 S modules, 997 C modules, 25 MHz post
M16X50-B1 Enhanced UART; Choice of 16, 32, 64 of 128 byte FIFO, 403, 411, 419 or 427/1536 macrocells used depending upon FIFO size, 3/12 channel memory blocks a
M2VD-2HL
Features
M4K™ Hard IP Cores
Features
M8051/M8052 8-Bit Microcontrollers
Features
M8051EW Fast 8-bit Microcontroller with On-Chip Debug
Features
M8051EW Fast 8-bit Microcontroller with On-Chip Debug
Features
M8051W & M8051EW 8-bit Microcontrollers
Features
M8051W Fast 8-bit Microcontroller
Features
M8051WARP-A1 8-bit Microcontroller; 227 unidirectional I/O ports, 73.7% utilization of an A54SX32A FPGA, 459 S modules, 1666 C modules, 40 MHz post layout perfo
M82365SL-A1 PCMCIA PC Host Interface; 161 unidirectional I/O ports, 65.9% utilization of A54SX72A FPGA, 883 S modules, 3095 C modules, Post layout performance i
M82371IDED1 IDE Controller ATA-4; 7173 Logic Cells and 245 I/Os of 20K400EFC672 PLD device utilized, 38.5 MHz post layout performance
M8237A-B1 4-Channel DMA Controller; 618/1536 macrocells and 68/294 unidirectional I/O ports of CY39100V676-200MBC CPLD device utilized, 43 MHz post layout perfo
M8254APB
Features
M8254S
Features
M8259A-A1 8 Channel Programmable Interrupt Controller; 41 unidirectional I/O ports, 37.4% utilization of A42MX16BQ100 FPGA, 105 S modules, 465 C modules, 6 MHz
M85230: Enhanced version of M85C30 Serial Communications Controller
Features
Many-core processor subsystem IP-on-FPGA
Features
MAP03T
Features
MAP04B
Features
MAP04T
Features
Master & Slave AMBA AHB / OCP bus wrappers
Features
Master & Slave AMBA AHB / VCI bus wrappers
Features
Master I3C bus controller with FIFO
DI3CM-FIFO
Features
Master/Slave Octal SPI Controller
SPI-MS
Features
Mathematically Lossless JPEG 2000 Encoders & Decoders
Features
MB-OFDM UWB PHY: Baseband Processor (BBP)
Features
MC-ACT-6809
Features
MC-ACT-CAN
Features
MC-ACT-DVBMOD
Features
MC-ACT-G704E1
Features
MC-ACT-HDLC
Features
MC-ACT-PL3LINK
Features
MC-ACT-PL3PHY
Features
MC-ACT-RSENC
Features
MC-ACT-SDRAMDDR
Features
MC-ACT-SPI_F
Features
MC-ACT-TWSI
Features
MC-ACT-UART
Features
MC-ACT-UARTF
Features
MC-ACT-UARTM
Features
MC-ACT-UL2LINK
Features
MC-ACT-UL2PHY
Features
« Prev | First…6 12…22 23 24 25 26 27 28 29 30 31 32 …42 56…Last | Next »
Displaying 2601-2700/6931



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise