eASIC and Northwest Logic Deliver Low-Cost, Silicon-Proven, 533 Mbps DDR2 SDRAM Solution

SANTA CLARA, Calif.—(BUSINESS WIRE)—June 30, 2008— eASIC Corporation, a provider of zero-mask charge ASIC devices, and Northwest Logic, a provider of high-performance IP Cores, today announced the immediately availability of a silicon-proven 533 Mbps DDR2 SDRAM solution for eASICs low-cost Nextreme family of devices. The combination of eASICs Nextreme and Northwest Logics DDR2 SDRAM Memory Interface Solution provides 60% higher performance than mainstream low-density FPGAs, which are typically limited to 333 Mbps or less performance. The solution utilizes Northwest Logics high-performance DDR2 SDRAM Controller Core and eASIC-specific DDR PHY to provide an easy-to-use, one-stop-shop solution for eASICs Nextreme devices.

Northwest Logics DDR2 SDRAM Memory Interface Solution combines Northwest Logics high-performance, fully featured DDR2 SDRAM Controller with its eASIC-specific DDR PHY. This DDR PHY leverages the built-in DDR I/Os and DLLs of eASICs Nextreme devices. The solution includes a variety of add-on peripherals including AHB/AXI Interface, Multi-Port Front-End and ECC Cores, which make it straightforward to integrate with other sub-systems. Northwest Logics eASIC-based DDR2 SDRAM Interface Solution has been fully characterized to support robust 533 Mbps DDR2 SDRAM operation. Contact Northwest Logic for a detailed characterization report.

eASICs Nextreme solution offered us an excellent blend of cost and performance. We could not achieve the memory bandwidth nor the cost point we needed in a FPGA, said Sunny Ng, Vice President of Engineering at Aurora Systems. The combination of eASICs Nextreme devices and Northwest Logics Memory Interface Solution is an excellent fit for our consumer video applications.

Northwest Logic has a solid track record of delivering memory interface solutions. The addition of its DDR2 SDRAM Memory Interface Solution to our eZ-IP Alliance portfolio, and its outstanding technical support will provide our customers peace-of-mind when implementing memory interfaces onto our Nextreme devices, said Jasbinder Bhoot, Senior Director of Marketing at eASIC.

We are very pleased to make our Memory Interface Solution available for the Nextreme devices. This combined solution enables customers to quickly implement and bring a high-performance, cost-effective SOC solution to the market, said Brian Daellenbach, President of Northwest Logic.

About eASIC

eASIC is a fabless semiconductor company offering breakthrough zero mask-charge ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer ASICs with no mask-charges and no minimum order quantity.

Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information or to attend an eASIC technical seminar in your area, please visit www.eASIC.com

About Northwest Logic

Northwest Logic is located in Beaverton, Oregon and provides high-performance, easy-to-use, silicon-proven IP cores for FPGAs, Structured ASICs and ASICs. These IP cores include memory controller, PCI Express and PCI cores.

Key benefits of Northwest Logics IP cores include:

  • High performance support high clock rate and high throughput
  • Easy to use simple user interface, easy to configure, etc.
  • Fully silicon validated
  • Provided with a comprehensive verification suite
  • Support for eASICs Nextreme platform, standard cell ASICs and FPGA prototyping
  • Top quality technical support
  • Customization and integration services available

For more information please contact Email Contact or visit www.nwlogic.com.



Contact:

for eASIC
Spencer Horowitz, 408-832-9616
spencerh(at)ieee.org
http://www.easic.com

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Hardware Engineer for PTEC Solutions at Fremont, California
RF Design Engineer for Blockwork IT at San Francisco, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise