News
»
EDA News
Embedded, IP & SoC News
Subscribe
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorial
Jobs
IP
»
Browse
Submit IP
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Blogs
Books
Advertise
»
EDACafe Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Videos
-> Virage Logic
Top
|
Add Video
|
Add YT Video
|
Modify Video
"Optimized MIPI Application Demo",
Hezi Saar
Virage Logic
Views: 1700
"Demo of SiPRO PCIe PHY"
VirageLogic
Views: 1970
"Live Demo of DDR3 IP in 65nm"
VirageLogic at DesignCon
Views: 1517
"Logic NVM for Digital Rights Managment (DRM)",
Craig Zajac
Virage Logic
Views: 1976
"DDR All-Digital PHY+DLL",
Luigi Ternullo
Virage Logic
Views: 3574
"Logic NVM for Wireless Applications",
Craig Zajac
Virage Logic
Views: 7951
"DDR High Speed Interfaces for Increasing Performance and Reducing Power",
Luigi Ternullo
Virage Logic
Views: 2022
"Avoiding Test Escapes to Achieve Near-Zero Defects",
Manish Bhatia
Virage Logic
Views: 2704
"Addressing DDR System Level Concerns",
Luigi Ternullo
Virage Logic
Views: 2316
"Standard Cell Logic Libraries for Demanding Speed Requirements",
Ken Brock
Virage Logic
Views: 3389
"Design Challenges at 32nm and Beyond Technology Nodes",
Vipin Tiwari
Virage Logic
Views: 4686
"Highly Configurable Memory for Advanced Power Management",
Lisa Minwell
Virage Logic
Views: 2886
"NVM for Power Management",
Craig Zajac
Virage Logic
Views: 2377
"DDR High-Speed Interface Solutions",
Luigi Ternullo
Virage Logic
Views: 2023
Total : 14
Featured Video
John Ferguson, Product Management Director
Siemens
Analytics and AI in Semiconductor Manufacturing
PDF Solutions
Vijay Chobisa, Senior Director
Siemens EDA
Stephen DiFranco, Head of Marketing
Rapidus
Siemens Next Generation Electronic Systems Design
Siemens EDA
GP Singh, CEO
Ambient Scientific
Submit
|
More Videos
Sponsored Videos
Josep Montanya , CEO
Nanusens
Calista Redmond, CEO
RISC-V
Adam Tilton, CEO
Driver
Submit
|
More Videos
Editorial
EDACafe Editorial
by Sanjay Gangal
NVIDIA Unveils Revolutionary Hardware Innovations at CES 2025
More
Editorial
Latest Blog Posts
EDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Weebit Nano
Guest Blogger
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Verific
Bridging the Frontier
by Bob Smith, Executive Director
An Update on Accellera’s Industry Standards Efforts and Global Reach
Video Roundup
by Sanjay Gangal
Intel Foundry Expands Defense Partnerships with New RAMP-C Customers
More EDA Blogs
Jobs
GPU Design Verification Engineer
for
AMD
at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU
for
Nvidia
at Santa Clara, California
CAD Engineer
for
Nvidia
at Santa Clara, California
Sr. Silicon Design Engineer
for
AMD
at Santa Clara, California
Senior Firmware Architect - Server Manageability
for
Nvidia
at Santa Clara, California
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
SEMICON Korea 2025
at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025
at United States - Feb 24 - 27, 2025
Design, Automation & Test in Europe - DATE 2025
at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025
DATE 2025 - Design, Automation and Test in Europe Conference
at France - Mar 31 - 2, 2025
Submit
|
More Events
© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise