Industry’s First MCU-based Implementation of Glow Neural Network Compiler for Machine Learning at the Edge

Cadence Digital Implementation and Parasitic Extraction Tools Enabled for Samsung Foundry Gate-All-Around Technology

Cadence Collaborates with Northrop Grumman on Chip Design

Connect, Share, and Inspire at CDNLive Silicon Valley Cadence User Conference 2019

Cadence Announces Industry’s First Verification IP for USB4

Cadence Announces Complete, Silicon-Proven LPDDR5 IP Solution

JB Baker, VP Products ScaleFlux

Calista Redmond, CEO RISC-V

Vincent Bligny, CEO Aniah

EDACafe Editorial by Roberto Frazzoli Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution

Siemens EDA by Sanjay Gangal Enhance power reliability through design-stage layout optimization

Bridging the Frontier by Paul Cohen Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet

Industry Predictions by Sanjay Gangal Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites

EDACafe Editorial by Sanjay Gangal Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development

Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California

Design Verification Engineer for Blockwork IT at Milpitas, California

GPU Design Verification Engineer for AMD at Santa Clara, California

Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California

Sr. Silicon Design Engineer for AMD at Santa Clara, California

CAD Engineer for Nvidia at Santa Clara, California

SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024

PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024

DVCon U.S. 2025 at United States - Feb 24 - 27, 2025

DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025