Cadence Collaborates with Northrop Grumman on Chip Design

 

 

 

Highlights:

  • Cadence partners with Northrop Grumman to facilitate continued advanced-node design innovation
  • Cadence solutions, including the Palladium Z1 Enterprise Emulation Platform, help achieve silicon design success, delivering high-quality, high-reliability and sustainable ASIC designs

SAN JOSE, Calif. — (BUSINESS WIRE) — March 28, 2019 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it is working with Northrop Grumman on advanced-node system-on-chip (SoC) projects, enabling the delivery of high-quality, high-performance SoCs. Cadence® system and verification, digital and signoff, custom/analog and packaging tools, as well as IP solutions, have supported a shortened product development cycle and advanced-node tapeouts.

“Through our ongoing collaboration with Northrop Grumman, we’re continuing to develop and impart our expertise and capabilities in the aerospace and defense industry, enabling high quality, cost effective, and first pass IC design success of the complex advanced node SoCs required by the industry,” said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “Our 30 years of industry experience combined with our comprehensive suite of system design enablement tools, design IP and complementary service offerings, including the Palladium Z1 enterprise emulation platform, has enabled us to address advanced-node tapeouts and continued innovation.”

Cadence has extensive experience in the aerospace and defense industry and has provided products and services to Northrop Grumman for more than 20 years.

“Northrop Grumman has a strong history developing system-on-chip designs,” said Vern Boyle, vice president, advanced technologies, Northrop Grumman. “As a result of this, we’ve furthered our leadership position with the creation of mission-critical ASICs, which is a key technology that can help support our nation’s military.”

Cadence offers a broad portfolio of system design and verification, digital and signoff and custom design tools as well as IP and methodologies that address the complex and sensitive design challenges of the aerospace and defense industry. The Cadence offerings for the aerospace and defense market, including the Palladium Z1 Enterprise Emulation Platform, support the company’s overall System Design Enablement strategy, which enables systems and semiconductor companies to create complete, differentiated end products more efficiently. For more information on Cadence’s aerospace and defense solutions, please visit:  www.cadence.com/go/aerodef.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

 



Contact:

Cadence Newsroom
408-944-7039
Email Contact

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
RF Design Engineer for Blockwork IT at San Francisco, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise