Oasys Design System Signs WorldWide OEM Agreement to Integrate Concept Engineering’s NlView Visualization Engine

FREIBURG, Germany — (BUSINESS WIRE) — July 27, 2009 Concept Engineering today announced that Oasys Design Systems, Inc., developer of the RealTime Designer full-chip physical register transfer-level (RTL) synthesis product, has signed a worldwide OEM license for Concept Engineering′s Nlview™ visualization engine. Nlview is integrated into RealTime Designer to power its debugging GUI. Design engineers using RealTime Designer bundled with Nlview benefit from a high-performance, high-capacity debugging cockpit and from very detailed visual feedback about the RTL code and the physical synthesis process.

By automatically generating easy-to-read schematic diagrams from RTL code and RTL code fragments, Nlview gives design engineers quick and detailed feedback about the RTL design running through the Oasys physical synthesis process. Cross-probing between schematic and other design views makes it easy to understand and fine-tune the physical synthesis process. The Nlview engine helps designers of electronic integrated circuits (ICs) and systems-on-chip (SoCs) to visualize such critical information as circuit structure, critical path circuit fragments, parasitic components, device properties and signal values, so that they can more easily and accurately tune designs for low power or for maximum performance and more quickly locate and correct errors in their designs.

“Run time and tool quality are attributes that are extremely important within our RealTime Designer product,” said Paul van Besouw, president and CEO of Oasys. “We selected Concept Engineering's visualization engine because the product provided extreme performance with very high quality.”

RealTime Designer provides a new platform for nanometer design, delivering 10x to 60x runtime improvements over existing physical synthesis tools. A scalable tool that delivers quality results, RealTime Designer dramatically reduces place and route run times. Plug-and-play integration with existing EDA flows allows day-one usability.

“RealTime Designer is an exciting new tool for engineers working on full chip physical design,” said Gerhard Angst, president and CEO of Concept Engineering. "We are very proud that Oasys has selected our visualization technology for their new full-chip physical synthesis product and that we are able to help OASYS to accelerate the design process for complex physical design implementation”

RealTime Designer bundled with the Nlview engine is available now. Product demonstrations can be seen at the Oasys booth # 3061 at the Design Automation Conference in San Francisco at Moscone Center from July 27 to July 30, 2009.

Concept Engineering will also be showcasing their suite of products in Booth #918 at the Design Automation Conference.

About Oasys Design Systems

Oasys Design Systems is a privately funded company providing Chip Synthesis technology, a fundamental shift in how synthesis is applied to the design and implementation of IC’s larger than 20 million gates. The company has attracted the support of legendary EDA leadership and its products are in use at leading edge semiconductor and systems companies worldwide. For more information visit the website at http://www.oasys-ds.com.

About Concept Engineering

Concept Engineering is a privately held company based in Freiburg, Germany, founded in 1990 to develop and market innovative schematic generation and viewing technology for use with logic synthesis, verification, test automation and physical design tools. The company's customers are primarily original equipment EDA tool manufacturers (OEMs), in-house CAD tool developers and semiconductor companies. For more information, see http://www.concept.de.



Contact:

Cayenne Communication LLC for Concept Engineering in North America
Michelle Clancy, +1-252-940-0981
Email Contact
or
Oasys Design Systems
Sanjiv Kaul, 408-855-8531

Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise