Toshiba Information Systems (Japan) Selects Cadence Mixed-Signal Design Solution

SAN JOSE, CA -- (MARKET WIRE) -- Jul 13, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that Toshiba Information Systems (Japan) Corporation has selected the integrated Cadence® Virtuoso® Custom IC and Encounter® Digital Implementation System (EDI System) technology as its mixed-signal design environment.

"The integrated Cadence Virtuoso and EDI System environment has proven that it could deliver high-quality mixed-signal designs in a shorter design cycle," said Tomoji Takada, general manager of LSI solution division I at Toshiba Information Systems (Japan) Corporation. "Our evaluation found that we could reduce area and design time through the seamless integration of analog and digital design functions versus competitive offerings."

Toshiba Information Systems (Japan) delivers large-scale mixed-signal designs to a variety of markets, including LCD drivers, RF-CMOS for mobile communications and automotive devices for EPS (Electric Power Steering). The combined Virtuoso and EDI System environment provides a complete RTL-to-GDSII solution designed specifically for the needs of mixed-signal designers. It delivers a fully integrated and automated mixed-signal design environment including synthesis, design planning, placement, clock-tree synthesis, timing optimization, routing, ECOs, and final signoff.

In its adoption, Toshiba Information Systems (Japan) noted in particular the superior performance of place-and-route and ease of use to analyze its result for implementing both pure digital and hierarchical mixed-signal domains. Integration of the Virtuoso custom IC design environment with the EDI System provides a significant flow and methodology advantage for hierarchical A/D floorplanning, routing, electrical analysis, ECOs, and final chip finishing.

"Cadence has been working with and providing solutions to mixed-signal designers for nearly 20 years, and the depth and breadth of this experience allows us to provide differentiated design solutions," said Dr. Chi-Ping Hsu, senior vice president of research and development for the implementation group at Cadence. "This solution brings together the best elements of Virtuoso-based custom design and Encounter-based digital design to provide a single unified, easy-to-use flow and environment for mixed signal semiconductor development."

Toshiba Information Systems (Japan) will be discussing the successful evaluation that was completed with the Cadence mixed signal design environment in greater detail at the Cadence DA SHOW/CDNLive! Japan 2009 user event taking place on July 16-17, 2009 at Meiji-Kinenkan in Tokyo, Japan.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo, Encounter and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:

Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact


Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise