Japan Aerospace Exploration Agency Adopts Cadence Virtuoso IC 6.1 and Spectre Simulator for Complex Analog and Mixed-Signal Designs

SAN JOSE, CA -- (MARKET WIRE) -- Jul 07, 2009 -- Cadence Design Systems Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that the Japan Aerospace Exploration Agency (JAXA) has adopted the Cadence® Virtuoso® IC 6.1 custom design platform and the Cadence Virtuoso Spectre® Circuit Simulator. Building circuits that will be used in space exploration under extreme conditions without malfunctions requires the accurate modeling of multiple factors of disturbance, and then using those models to test the chip designs. JAXA determined that the Cadence Virtuoso technology is needed to develop such critical circuitry.

JAXA had been examining EDA products for its research and development department's designs, which include circuits that will be exposed to radiation in space that generates random noise and can result in circuitry malfunctions. To address these effects, engineers must consider parasitic elements of their designs. However, prior to Virtuoso IC 6.1 technology, JAXA had not found satisfactory results from their examination.

"It is critically important for JAXA to develop test LSIs to ensure that the devices will work in space," said Satoshi Kuboyama, manager of Electronic Devices and Materials from Aerospace Research and Development Directorate, JAXA. "By using Virtuoso IC 6.1, we are able to predict behavior of circuits and verify many corner cases at one time, and development and experimentation time will be significantly reduced. This represents one big step forward in enabling space exploration."

In addition to the Virtuoso technology's accuracy and reliability, ease of use and the ability to easily maintain and reuse IP, JAXA can take full advantage of tight integration between Virtuoso IC 6.1 and the Cadence Spectre® circuit simulator, which has the industry-wide reputation for accuracy. JAXA also adopted the Virtuoso Layout Suite XL for the necessary performance and accuracy to efficiently create design rule correct parts, minimizing overall design cycle time. The Layout Suite supports custom digital, mixed-signal and analog designs at the device, cell, and block levels. Its advanced features include automation to accelerate custom block authoring, as well as Cadence space-based routing technology that automatically enforces 65/45-nanometer process and design rules during interactive and automatic routing. In addition to delivering ICs, JAXA helps train and foster students, researchers and engineers who will bear the challenges in the field of the future aerospace technologies.

"Cadence has long been recognized as the preferred partner for analog and mixed-signal design in the Japanese electronics market," said Ryoichi Kawashima, president of Cadence Japan. "Our work with JAXA clearly illustrates how our leading custom design technologies are being used to design the chips of tomorrow, including those that will be used in the most extreme conditions imaginable."

Cadence Virtuoso IC 6.1 is a proven solution for custom IC design, and the Spectre circuit simulator remains the cornerstone of the Cadence Multi-Mode Simulation offering.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact


Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Upcoming Events
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise