Northwest Logic’s PCI Express Gen3 Core and S2C’s Virtex-7 ASIC Prototyping Platform fully validated together

S2C boasts largest Prototype Ready™ interface library in the industry

BEAVERTON, Oregon and SAN JOSE, Calif. – August 18, 2014 – Northwest Logic and S2C, Inc. announced today that Northwest Logic’s PCI Express® (PCIe®) 3.0 solution, including the Expresso 3.0 Core (PCI Express 3.0 Controller Core) and family of DMA Cores has been validated on S2C’s ASIC prototyping platforms.

These cores are now the latest addition to S2C’s Prototype Ready™ IP suite. This validation was done with 8 lanes running at 8 Gbit/sec SERDES rates. The joint validation effort ensures user’s confidence on integrating the high-speed PCIe IP into their SoC designs, shortening the project cycle.

“For systems that demand high speed communications, PCIe Gen3 is must-have technology,” said Toshio Nakama, Chief Executive Officer of S2C. “Partnering with Northwest Logic in the S2C Prototype Ready IP program provides customers immediate access to critical IP, pre-verified and running on a high-speed, high-capacity prototyping platform. Our Prototype Ready IP suite has over 70 pre-verified IP cores and daughter cards. With proven performance and a prototyping reference flow, IP integration is smooth allowing customers to accelerate their SoC design cycle. I am happy to have Northwest Logic’s participation.”

S2C’s unique FPGA-based solutions enable designers to quickly implement and debug their latest high-performance designs, as well as develop and refine system software. S2C’s TAI Logic Module family provides high-speed GTX ports, on-board DDR3 memory, and various interface daughter cards for users to easily verify high-performance interface IP such as PCIe, SATA, and USB.

Northwest Logic provides a complete PCI Express Solution. This solution includes Northwest Logic’s high-performance, easy-to-use, silicon-proven Expresso 3.0/2.1/1.1 Cores for PCI Express, DMA Back-End Core which provides high-performance scatter-gather DMA engines, Drivers (Linux & Windows) and Application software. Additionally, Northwest Logic offers high-performance Memory Controller and MIPI cores.

“We’re very pleased to be working with S2C,” said Brian Daellenbach, President, Northwest Logic. “Customers complete their development work quickly and with confidence by leveraging our high-performance and full-featured PCIe cores, combined with S2C’s off-the-shelf, high-quality prototyping platforms.”

About S2C
Founded in 2003 and headquartered in San Jose, California, S2C provides rapid SoC prototyping solutions including: 

  • Rapid FPGA-based prototyping hardware and automation software 
  • Prototype Ready™ IP, interfaces and platforms 
  • System-level design verification and acceleration tools 

S2C’s flexible, expandable and reusable hardware architecture combined with transaction-based links to system simulations make S2C’s solution an ideal common platform for major design phases from algorithm exploration, IP design, system integration to compatibility testing. S2C currently has offices or representatives in the US, Europe, Japan, Korea, China, Taiwan, and India. For more information, visit www.s2cinc.com.

About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance PCI Express solution (PCI Express 3.0, 2.1 and 1.1 cores and drivers), Memory Interface Solution (DDR4/3/2, LPDDR4/3/2 SDRAM; HBM, MRAM, RLDRAM 3/II), and MIPI Solution (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit www.nwlogic.com.

Media Contacts:
S2C, Inc.
Jimmy Chen
www.s2cinc.com
(408) 213-8818

Northwest Logic, Inc.
Vinitha Seevaratnam
www.nwlogic.com
(503) 533-5800 x308

 

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise