Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

14 nm FPGA Test Chips Confirm the Performance, Power and Density Advantage Altera Receives Using Industry's Most Advanced Process Technology

SAN JOSE, Calif., April 23, 2014 — (PRNewswire) —  Altera Corporation (NASDAQ: ALTR) today announced the demonstration of its FPGA technology based on Intel's 14 nm Tri-Gate process. The 14 nm-based FPGA test chips incorporate key intellectual property (IP) components – transceivers, mixed-signal IP and digital logic – used in Stratix® 10 FPGAs and SoCs. Altera and Intel collaborated on the development of the industry's first FPGA-based devices leveraging Intel's world-class process technology and Altera's industry-leading programmable logic technology.

Altera(R) programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide.

"Today's news marks a significant milestone for Altera and for our customers," said Brad Howe, senior vice president of research and development at Altera. "Testing vital elements of our FPGAs in 14 nm Tri-Gate silicon allows us to validate device performance early in the design process and significantly accelerate the availability of our 14 nm-based products."

Altera leverages a comprehensive test chip program to de-risk the rollout of all its next-generation products by validating how Altera IP performs using innovative process improvements and circuit design techniques prior to final product tape out. Through the use of multiple 14-nm devices, Altera continues to see very positive results in the high-speed transceiver circuitry, digital logic and hard-IP blocks that will be used in Stratix 10 FPGAs and SoCs.

Intel offers a true die shrink with its second-generation 14 nm Tri-Gate process, relative to alternative FinFET technologies. As a result, Altera will deliver unmatched performance, power, density and cost advantages with its next-generation FPGAs and SoCs.

"Altera and Intel have accomplished many significant milestones since we announced our foundry relationship in 2013 and today's announcement is yet another defining moment in our partnership with Altera," said Sunit Rikhi, vice president and general manager, Intel Custom Foundry. "Successfully demonstrating the functionality of Altera's FPGA technology using our 14 nm Tri-Gate process is a testament to the outstanding work Altera's team has done with our foundry team."

Leveraging Intel's 14 nm Tri-Gate process and an enhanced high-performance core fabric architecture, Stratix 10 FPGAs and SoCs are designed to enable the most advanced, highest performance applications in the communications, military, broadcast and compute and storage markets, while slashing system power. Stratix 10 FPGAs and SoCs deliver 2X the core performance of current high-end FPGAs with the industry's first Gigahertz-class FPGA featuring core operating performance up to 1 GHz. For high-performance systems that have the most strict power budgets, Stratix 10 devices allow customers to achieve up to a 70 percent reduction in power consumption. Stratix 10 FPGAs and SoCs also provide the industry's highest levels of system integration, which include:

  • The highest density monolithic device with greater than four million logic elements (LEs)
  • Over 10 TeraFLOPs of single-precision, hardened floating point DSP performance
  • More than 4X serial transceiver bandwidth compared to previous generation FPGAs, including 28-Gbps backplane capable transceivers and a path to 56 Gbps transceivers
  • A 3rd-generation high-performance, quad-core 64-bit ARM Cortex-A53 processor system
  • Multi-die solutions capable of integrating DRAM, SRAM, ASICs, processors and analog components in a single package.

Forward Looking Statement

This press release contains a forward-looking statement regarding Stratix 10 devices that is made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995.  Investors are cautioned that forward-looking statements involve risks and uncertainty that can cause actual results to differ from those currently anticipated, including without limitation statements regarding product development and availability, the potential risk in introducing a new process node, anticipated performance of future products, Altera's and third parties' development technology and manufacturing capabilities as well as other risks discussed in Altera's Securities and Exchange Commission filings, copies of which are posted on Altera's website and are otherwise available from the company without charge.

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.

Editor Contact:
Steve Gabriel
Altera Corporation
(408) 544-6846
Email Contact

Logo - http://photos.prnewswire.com/prnh/20101012/SF78952LOGO

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise