Altera Demonstrates Solutions for Enabling OTN Systems Beyond 100G at OFC 2013

Comprehensive Portfolio of OTN, Ethernet and Interlaken IP Addresses Complex Issues Associated with 400-Gbps and 500-Gbps Systems

SAN JOSE, Calif., March 14, 2013 — (PRNewswire) — Altera Corporation (NASDAQ: ALTR) today announced it will demonstrate how its FPGA-based solutions are shaping the future of OTN applications at the Optical Fiber Communication Conference and Exposition (OFC) and the National Fiber Optic Engineers Conference (NFOEC) in Anaheim, Calif. on March 19March 21, 2013. Altera is enabling the industry's evolution beyond 100G by delivering solutions not possible in ASSPs with increased levels of performance, integration and flexibility. Altera's comprehensive portfolio of OTN, Ethernet and Interlaken IP and the industry's highest performance 28 nm Stratix® V GT FPGAs will be on display in the Altera booth #3357. Altera technical experts will showcase the company's latest OTN-based solutions and spotlight how the company is addressing the complex issues associated with applications beyond 100G, including 400-Gbps Ethernet and 500-Gbps Interlaken.

What:

Optical Fiber Communication Conference and Exposition (OFC) and the National Fiber Optic Engineers Conference (NFOEC)

When:

Tuesday, March 19, to Thursday, March 21, 2013

Where:

Booth #3357, Anaheim Convention Center, Anaheim, Calif.

Technologies showcasing Altera solutions shaping the future of OTN include:

Industry leading OTN IP Solutions

  • A 100G 2-stage ODUMux architecture which provides a hybrid OTN/packet switching solution in a single FPGA for Packet Optical Support Systems. Altera will be demonstrating industry-leading OTN muxing capabilities and will showcase architectures beyond 100G.

Stratix V GT FPGA Interoperability with CFP2 Optical Modules

  • This demonstration will showcase the interoperability of a Stratix V GT FPGA with Finisar CFP2 modules. CFP2 interfaces allow equipment providers to design systems with up to 2.5X the density and 50 percent the power per 100 Gbps port compared to previous generation designs. Integrating Stratix V GT FPGAs with CPF2 optical modules enable developers of transmission and networking applications to significantly scale up bandwidth without increasing power or rack space.

OTN Partial Reconfiguration Using Stratix V GT FPGAs

  • This demonstration shows client ports being partially reconfigured in a Stratix V GT FPGA in order to support multiple standards without impacting traffic on other ports in the FPGA. Using partial reconfiguration allows developers to reduce the overall costs, power and board space of their OTN solutions.

High-speed Transceiver and Backplane Demonstration

  • This demonstration provides a complete link for routing signals across high-speed backplanes located within a rack and then processing/aggregating data within the FPGA fabric before sending over 28 Gbps transceiver links connected to optical engines. The demonstrations showcases the Stratix V GT FPGA's industry-leading signal integrity capabilities and transceiver technology driving high-speed electrical interconnect in optical transport systems. 

About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGAs, SoCs, CPLDs and ASICs at www.altera.com. Follow Altera via Facebook, RSS and Twitter, and by subscribing to product update emails and newsletters.

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/legal.

Editor Contacts:
Jennifer Van Every
Altera Corporation
(408) 544-7664
Email Contact

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com

Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise