Extreme DA Granted Patent for New Generation Analysis of Statistical Delay and Noise in Digital Circuits

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 16, 2011 — Extreme DA, the leader in new-generation timing analysis software, announced it has been issued a patent by the United States Patent and Trademark Office for its method of “Statistical delay and noise calculation considering cell and interconnect variations.” The patent, #7,890,915, covers technology used for improvement of design performance and reduction in power consumption and die-size of digital IC designs produced in nanometer silicon processes. Extreme’s GoldTime software takes full advantage of this technology in its POCV and SSTA analyses to deliver a dramatic breakthrough in calculation speed and accuracy of results.

As IC technologies are scaled to finer feature sizes, it becomes increasingly difficult to control process and environmental variations. The increasing fluctuations in manufacturing processes cause uncertainties in circuit behavior, and significantly impact the circuit performance and product yield. The problem is made worse by the growing sensitivity of current designs to environmental fluctuations, such as variations in temperature and voltage supply.

This new electrical circuit timing method calculates statistical delay, noise and cross-talk with respect to different circuit elements including cells and interconnect wiring, and variations from the silicon process and the operating environment. All the sensitivity computations are based on closed-form equations. As a consequence, Extreme’s new method delivers a dramatic breakthrough in speed and accuracy of analysis for integrated circuits manufactured in the latest nanometer silicon technologies.

"This patent is an innovative new approach to performing delay calculation and signal-integrity analysis taking into account statistical effects," said Mustafa Celik, CEO. "It describes the next-generation capability needed by leading-edge digital designers for complex nanometer designs. Layering statistical analysis on top of traditional timing engines does not have the speed and capacity that is required. We believe the innovations in GoldTime’s POCV and SSTA analysis delivers a breakthrough that eliminates over-design and optimizes IC performance and yield in the most complex designs."

About GoldTime — The New Standard in Sign-off Timing

GoldTime by Extreme DA, is the new-generation timing analysis technology that delivers 5X better speed and capacity. With its new from-the-ground-up architecture, designers can sign-off with certainty and achieve faster timing closure. Whether verifying a current generation design across corners or doing a statistical analysis to optimize the performance, power and yield for 40nm ICs, GoldTime delivers the answers while the competition is still figuring out the results.

About Extreme DA

Headquartered in Santa Clara, Calif., Extreme DA develops and licenses software products that provide sign-off analysis and improve the performance and yield of nanometer integrated circuits prior to manufacture. The company was funded by Foundation Capital, IT-Farm Corporation, and Lanza techVentures and is now significantly broadening its product portfolio. For the latest news and information on Extreme DA, visit www.extreme-da.com or write to Email Contact.

Extreme DA, the Extreme DA logo, and Extreme DA GoldTime are trademarks of Extreme DA. All other legal marks are the property of their respective owners.

 

 



Contact:

Armstrong and Associates, Inc.
Jean Armstrong, 503-477-5434
PR Counsel for Extreme DA
Email Contact
or
Extreme DA
Emre Tuncer, 408-588-1112
VP Product Engineering & Applications

Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Hardware Engineer for PTEC Solutions at Fremont, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Upcoming Events
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise