Videos -> 2015 DesignCon


Loading the player ...
 Ernest Muhigana, Sr. Product Marketing Mgr
Vitesse Semiconductor
 		1,907 views
«Prev Next»
Keywords: Ernest Muhigana, Vitesse, Vitesse Semiconductor, 2015 Designcon, Designcon, Ethernet security, MACsec encryption, IEEE 1588, Critical network infrastructure, Data Center Interconnect or DCI, Mobile backhaul, Server Access, Carrier Ethernet, Sanjay Gangal
Description: Sanjay Gangal interviews Ernest Muhigana, Sr. Product Marketing Manager from Vitesse Semiconductor at 2015 DesignCon.

View Joe Clark, Founder Views: 1362 View Michael Alam, CEO Views: 1805 View James Church, Solutions Architect Views: 861

View Brad Brim, Sr. Staff Product Engineer Views: 1082 View Frank Ferro, Sr. Director Product Management Views: 1083 View Yuriy Shlepnev, President Views: 862

View Dr. Klaus Krohne, Market Development Mgr Views: 1419 View Michael Sporer, Director of IC Marketing Views: 2800 View Rich Pangier, Sr. Director of OEM Marketing Views: 1537

View Kevin Nesmith, Chief Architect Views: 859 View Ernest Muhigana, Sr. Product Marketing Mgr Views: 1906 View Samuel P. Sattel, Director of Technical Sales Views: 801

View Nathan Tracy, Manager of Industry Standards Views: 1060 View Mahmoud Wahby, Marketing Manager Views: 2547 View Brian Nelson, Manager PCB Views: 74479

View Colin Warwick, Product Manager Views: 1189
Total : 16
Featured Video






Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel to get $7.86 billion CHIPS Act award; Risc-V-based universal processor; SMIC’s yields; Nvidia’s music generation AI model
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
The Evolution of the Semiconductor IP Market
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
NVIDIA and Industry Leaders Unveil Groundbreaking Real-Time Digital Twin Technology
Sanjay GangalSiemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
More EDA Blogs 
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise