Videos -> DesignCon 2011


Loading the player ...
 "Automatic Layout Generation and Analog PDKs",
John Zuk
Tanner EDA
 		2,250 views
«Prev Next»

View "New Verification IP Portal", Sean O'Kane Views: 2890 View "Fast Design of High-Q Inductors", John Dunn Views: 3691 View "3D HDMI Tx and Rx Demo", Manmeet Walia Views: 2696

View "New A to Z Board Layout Tools Integration via ODB++", Sherry Hess Views: 6675 View "Unannounced FPGA Debug Technology", Michael, Tom, Joe and Bernie" Views: 2834 View "Studio Suite Cadence Integration", Martin Timm Views: 2127

View "New Unified Digital Flow for 28nm Giga-gate/GHz Design", Rahul Deokar Views: 3512 View "IBIS-AMI Modeling Extensions", Todd Westerhoff Views: 2579 View "DesignCon and ESC Silicon Valley", David Blaza Views: 3101

View "New 3D-IC Design Offering", Rahul Deokar Views: 3811 View "IP Update and Platform Preview", Stephane Hauradou Views: 1999 View "New Chip-Package-System Modeling", Dian Yang Views: 2568

View "Modeling, Business and Webinars Update", Leslie Landers Views: 2478 View "2010 Success and Business Update" Views: 1594 View "ADS 2011 Momentum Update", Colin Warwick Views: 5924

View "New MIPI M-PHY IP", Ashraf Takla Views: 3707 View "New UVM and Modeling Interface Standards", Shishpal Rawat Views: 3852 View "MultiSim Update", Natasha Baker Views: 3361

View "EMIStream Update", Eriko Yamato Views: 3617 View "10x and 20x Analysis Breakthroughs", Raul Campossano Views: 2000 View "New PDN Analysis", Brad Griffin Views: 2993

View "Lightning SI and EMC Analysis", Griffin Derryberry Views: 2212 View "Automatic Layout Generation and Analog PDKs", John Zuk Views: 2249 View "Palladium System Verification", Michael Young Views: 2499

View "UVM and Silicon Realization", Tom Anderson Views: 2513 View "New Standards and Interface Technical Committee Update", Brian Bailey Views: 3759
Total : 26
Featured Video







Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution
More Editorial  
Latest Blog Posts
Sanjay GangalSiemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Paul CohenBridging the Frontier
by Paul Cohen
Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development
More EDA Blogs 
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise