Videos -> General


SuperGuard Library Safety Qualification Suite - Solid Sands
Solid Sands
 		1,865 views
«Prev Next»
Keywords: C++ Compiler Testing, Library Safety Qualification, SuperGuard Suite, Safety-Critical Software, ISO C Language Compliance, Traceability in Software Libraries
Description: The SuperGuard Library Safety Qualification Suite is a requirements-based test suite for the C and C++ standard library with full More »

View SuperGuard Library Safety Qualification Suite - Solid Sands Views: 1864 View SuperTest Compiler Test and Validation Suite - Solid Sands Views: 2521 View IPC 2024 Registration is Now Open! Views: 298

View ECO challenges at advanced nodesAvidan Views: 2052 View True Circuits Presentation at DAC 2019 Views: 474 View True Circuits at DAC 2018, featuring John Maneatis Views: 422

View Intel Unleashed: Engineering the Future (Event Replay) Views: 2036 View Register Today for Simulation World 2021 | April 20 & 21 Views: 1067 View IPC APEX EXPO 2021 is the place to be...from wherever you are! Views: 643

View From Sand to Silicon: The Making of a Microchip | Intel Views: 743 View How Intel Makes Chips: Concept to Customer Views: 741 View IPC APEX EXPO 2020 Views: 543

View Don't Have DAC FOMO, Submit Your Work to the Designer, Embedded Systems or IP Track Views: 863 View PolarFire SoC FPGA Brings Real-Time to Linux Views: 2389 View Deep Learning with VGG16 Neural Network Demo on DesignWare EV6x Vision Processor Views: 1349

View People distance measurement with Tara - Stereo camera Views: 2349 View 5MP AutoFocus HD UVC USB Board Camera Views: 2345 View Point Cloud Demo with Tara - Stereo vision USB 3.0 camera Views: 1981

View Paripath Technology Views: 1759 View ZofzPCB Cross-Section feature Views: 1335 View How to create innovative architecture using VisualSim? Views: 826

View Why do we need system-level design for electronics and embedded systems? Views: 754 View Architectural tricks to maximize memory bandwidth Views: 1921 View Designing a Multimedia SoC using system-level simulation Views: 1089

View OrCad to ZofzPCB Views: 872 View High Level Synthesis Design Space Exploration Views: 900 View SystemC part1 Views: 893

View GSA Panel: IP Integration with ASIC Technology Views: 1330 View DFMStream Overview Views: 873 View Using templates in BluePrint PCB Views: 1090

View Downstream BluePrint Overview Views: 1028 View ZofzPCB: FREE 3D Gerber Viewer. Views: 1706 View Xilinx and Open-Silicon HMC Memory Solution Views: 877

View Introduction to Power Electronics Views: 1098 View SSD & Memory: Why It Matters What You Choose Views: 753 View MemoryMirror* First Body-Controlled Smart Mirror Views: 1211

View EDA Playground Introduction Views: 1806 View Sundar Iyer, CEO Views: 2801 View 10GBASE-KR Electrical Conformance with Virtex®-7 FPGAs Views: 2335

View Introduction to JasperGold Low Power Verification App Views: 2225 View Vivado HLS Technical Introduction Views: 1854 View EMC simulation consumer electronic devices Views: 2145

View iPhone 5S Teardown Round Up Views: 1148 View Combined 3D electromagnetic and spin response simulation of MRI systems Views: 2337 View Using IP/SoC Executable Specifications and Integration with Formal Verification Views: 1601

View Tandem Configuration for 7 Series Views: 1290 View Hardware/Software Cross-Trigger for Embedded Design Views: 1593 View Heterogeneous Multicore Debugging with Xilinx SDK Views: 1778

View Agilent Genesys Filter Synthesis Tools Views: 1660 View Two Reasons Why Auto-Adaptive Equalization is Critical to Transceiver Design Views: 1552 View Multiphysics Approach for a Magnetron and Microwave Oven Design Views: 1669

View Understanding Vivado Plug and Play IP Views: 1610 View Vivado XDC Macro Creation Views: 1960 View Using the Xilinx Power Estimator Views: 1568

View Using Vivado Serial IO Analyzer Views: 2010 View Using Tcl Scripts as Constraint Files in Vivado Views: 2250 View Analyzing Device Resource Statistics in Vivado Views: 1351

View Compilation Units in Vivado Synthesis Views: 1474 View Creating and Analyzing Multi Emitter Environment Test Signals with COTS Equipment Views: 1561 View How to Make Your Existing Designs More Robust Views: 1277

View Breaking the RF Carrier Barrier 0 to 200 in Under a Second Views: 1382 View Advances in Load Pull Simulation Views: 1677 View 4 Steps to Bring Up a CFP2 Optical Module with a Virtex-7 HT FPGA Views: 1835

View TSV and Interposer modeling, design and characterization Views: 1932 View Xilinx UltraScale™ Architecture -- Industry's first ASIC-class All Programmable Architecture Views: 2209 View Genesys Overview Views: 1400

View Intel® Xeon Phi™ coprocessor Views: 2464 View Andrew McAfee: What will future jobs look like? Views: 2046 View Rambus Inventor Profile - Elke DeMulder Views: 1568

View Research@Intel 2013: Intelligent Everything Views: 1522 View Human-Centered Design Views: 1475 View Rambus Inventor Profile - Christophe Chevallier Views: 1413

View Rodney Brooks: Why we will rely on robots Views: 2429 View Research@Intel 2013: Opening Keynote Views: 1630 View 5.23.13 15th Annual Top 10 Tech Trends Views: 1434

View NVIDIA GRID vGPU Technology Unveiled at Citrix Synergy Views: 1562 View Keith Barry: Brain magic Views: 1881 View Nanomaterials: The Science of the Small: Stefan Bon at TEDxWarwick 2013 Views: 2416

View Modeling Next-Generation Applications with Intel® CoFluent™ Studio Views: 2531 View Keller Rinaudo: A mini robot -- powered by your phone Views: 1816 View First Look: Industry's First 20nm FPGA Transceiver Views: 1492

View CR-8000 - Intelligent Engineering Views: 1982 View Introducing Samsung GALAXY S4 Views: 1672 View IESA Vision Summit 2013 Views: 1941

View Accelerating DSP Design Productivity with All Programmable FPGAs and SOCs Views: 1376 View Samsung Unveils Galaxy S4 Views: 1899 View Altera to Build Next-Generation, High-Performance FPGAs on Intel's 14 nm Tri-Gate Technology Views: 1937

View Accelerating DSP Design Productivity with All Programmable FPGAs and SOCs Views: 1289 View VHDL-AMS inverting op-amp design & simulation in ViaDesigner Views: 2927 View Reid Wender, VP Marketing Views: 2253

View Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 1 Views: 2944 View Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 2 Views: 3168 View Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 1 Views: 3033

View Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 2 Views: 2989 View Marcelo Lubaszewski Views: 2041 View Rick Carlson, Vice President - Sales Views: 1680

View "A World of Semiconductor Solutions Down to 14nm",Bob Durstenfeld Views: 3706 View "Challenges for Digital Timing Sign-off at the 20nm Node", Ruben Molina, Magma Views: 2498 View "ECAD and MCAD Solutions", Manny Marcano, President and CEO Views: 3991

View Pantheon 7: Complex Design Just Got Simpler Views: 1682 View Interview with Aart de Geus Views: 1497 View Dieter Therssen & Jane Judge Views: 1942

View Interview with Tom Pennino: Working with Pat Pistilli Views: 2607 View "Free Mar. 16 Design Education Conference", Ali Iranmanesh Views: 2648 View Interviews with MP Associates Staff Views: 3028

View Interview with Pat Pistilli's Daughters Views: 3939 View NanoCMOS Statistical Variability and Reliability, Dr. Asen Asenov Views: 4151 View EDAC Congratulates Pat Pistilli, 2010 Phil Kaufman Award Recipient Views: 2178

View Why DAC 2010? Views: 3271 View Jim McCanny at Japan EDSFair 2009 Views: 2978 View Mark Gogolewski MEMCON 2009 Keynote Clip Views: 8330

View Exceed Connectivity Solution, Views: 3356 View "Make or Break Year" Views: 8861 View Movie: EDA - Where Electronics Begins Views: 4465

View Preview: EDA - Where Electronics Begins Views: 3608
Total : 115
Featured Video







Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Siemens-Altair deal; rumored OpenAI-Broadcom chip; 0.017 nm precision in chip stacking; transistors operating at 0.3 volts; Intel backstories
More Editorial  
Latest Blog Posts
Sanjay GangalGuest Blogger
by Sanjay Gangal
NVIDIA’s RISC-V Transformation: How Open Architecture Became Central to AI and Computing
Sanjay GangalThe Dominion of Design
by Sanjay Gangal
Siemens’ Calibre 3DThermal: Pioneering Thermal Management in Next-Gen 3D-IC Design
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
PDF Solutions’ John Kibarian on Bringing Semiconductor Manufacturing and Design Closer
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
A New Era in RISC-V: SiFive’s HiFive Premier P550 Paves the Way for Software Innovation
More EDA Blogs 
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024
SEMI | MSIG MEMS & Imaging Sensors Summit at Munich Germany - Nov 14 - 15, 2024
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise