Videos -> General


Loading the player ...
 Dieter Therssen & Jane Judge
Sigasi
 		1,917 views
«Prev Next»
Description: Interview with Dieter Therssen, CEO & Jane Judge, Marketing Manager, Sigasi

View SuperGuard Library Safety Qualification Suite - Solid Sands Views: 1069 View SuperTest Compiler Test and Validation Suite - Solid Sands Views: 2492 View IPC 2024 Registration is Now Open! Views: 276

View ECO challenges at advanced nodesAvidan Views: 2013 View True Circuits Presentation at DAC 2019 Views: 455 View True Circuits at DAC 2018, featuring John Maneatis Views: 400

View Intel Unleashed: Engineering the Future (Event Replay) Views: 2002 View Register Today for Simulation World 2021 | April 20 & 21 Views: 1045 View IPC APEX EXPO 2021 is the place to be...from wherever you are! Views: 630

View From Sand to Silicon: The Making of a Microchip | Intel Views: 717 View How Intel Makes Chips: Concept to Customer Views: 718 View IPC APEX EXPO 2020 Views: 525

View Don't Have DAC FOMO, Submit Your Work to the Designer, Embedded Systems or IP Track Views: 830 View PolarFire SoC FPGA Brings Real-Time to Linux Views: 2358 View Deep Learning with VGG16 Neural Network Demo on DesignWare EV6x Vision Processor Views: 1327

View People distance measurement with Tara - Stereo camera Views: 2331 View 5MP AutoFocus HD UVC USB Board Camera Views: 2326 View Point Cloud Demo with Tara - Stereo vision USB 3.0 camera Views: 1971

View Paripath Technology Views: 1732 View ZofzPCB Cross-Section feature Views: 1315 View How to create innovative architecture using VisualSim? Views: 798

View Why do we need system-level design for electronics and embedded systems? Views: 735 View Architectural tricks to maximize memory bandwidth Views: 1898 View Designing a Multimedia SoC using system-level simulation Views: 1062

View OrCad to ZofzPCB Views: 846 View High Level Synthesis Design Space Exploration Views: 882 View SystemC part1 Views: 871

View GSA Panel: IP Integration with ASIC Technology Views: 1311 View DFMStream Overview Views: 861 View Using templates in BluePrint PCB Views: 1074

View Downstream BluePrint Overview Views: 1009 View ZofzPCB: FREE 3D Gerber Viewer. Views: 1691 View Xilinx and Open-Silicon HMC Memory Solution Views: 869

View Introduction to Power Electronics Views: 1077 View SSD & Memory: Why It Matters What You Choose Views: 739 View MemoryMirror* First Body-Controlled Smart Mirror Views: 1197

View EDA Playground Introduction Views: 1787 View Sundar Iyer, CEO Views: 2783 View 10GBASE-KR Electrical Conformance with Virtex®-7 FPGAs Views: 2324

View Introduction to JasperGold Low Power Verification App Views: 2207 View Vivado HLS Technical Introduction Views: 1837 View EMC simulation consumer electronic devices Views: 2131

View iPhone 5S Teardown Round Up Views: 1135 View Combined 3D electromagnetic and spin response simulation of MRI systems Views: 2321 View Using IP/SoC Executable Specifications and Integration with Formal Verification Views: 1588

View Tandem Configuration for 7 Series Views: 1272 View Hardware/Software Cross-Trigger for Embedded Design Views: 1575 View Heterogeneous Multicore Debugging with Xilinx SDK Views: 1768

View Agilent Genesys Filter Synthesis Tools Views: 1646 View Two Reasons Why Auto-Adaptive Equalization is Critical to Transceiver Design Views: 1535 View Multiphysics Approach for a Magnetron and Microwave Oven Design Views: 1654

View Understanding Vivado Plug and Play IP Views: 1596 View Vivado XDC Macro Creation Views: 1943 View Using the Xilinx Power Estimator Views: 1551

View Using Vivado Serial IO Analyzer Views: 1975 View Using Tcl Scripts as Constraint Files in Vivado Views: 2229 View Analyzing Device Resource Statistics in Vivado Views: 1336

View Compilation Units in Vivado Synthesis Views: 1460 View Creating and Analyzing Multi Emitter Environment Test Signals with COTS Equipment Views: 1546 View How to Make Your Existing Designs More Robust Views: 1264

View Breaking the RF Carrier Barrier 0 to 200 in Under a Second Views: 1373 View Advances in Load Pull Simulation Views: 1666 View 4 Steps to Bring Up a CFP2 Optical Module with a Virtex-7 HT FPGA Views: 1818

View TSV and Interposer modeling, design and characterization Views: 1919 View Xilinx UltraScale™ Architecture -- Industry's first ASIC-class All Programmable Architecture Views: 2191 View Genesys Overview Views: 1388

View Intel® Xeon Phi™ coprocessor Views: 2453 View Andrew McAfee: What will future jobs look like? Views: 2021 View Rambus Inventor Profile - Elke DeMulder Views: 1558

View Research@Intel 2013: Intelligent Everything Views: 1512 View Human-Centered Design Views: 1467 View Rambus Inventor Profile - Christophe Chevallier Views: 1404

View Rodney Brooks: Why we will rely on robots Views: 2424 View Research@Intel 2013: Opening Keynote Views: 1612 View 5.23.13 15th Annual Top 10 Tech Trends Views: 1428

View NVIDIA GRID vGPU Technology Unveiled at Citrix Synergy Views: 1547 View Keith Barry: Brain magic Views: 1873 View Nanomaterials: The Science of the Small: Stefan Bon at TEDxWarwick 2013 Views: 2404

View Modeling Next-Generation Applications with Intel® CoFluent™ Studio Views: 2513 View Keller Rinaudo: A mini robot -- powered by your phone Views: 1809 View First Look: Industry's First 20nm FPGA Transceiver Views: 1481

View CR-8000 - Intelligent Engineering Views: 1971 View Introducing Samsung GALAXY S4 Views: 1666 View IESA Vision Summit 2013 Views: 1928

View Accelerating DSP Design Productivity with All Programmable FPGAs and SOCs Views: 1366 View Samsung Unveils Galaxy S4 Views: 1889 View Altera to Build Next-Generation, High-Performance FPGAs on Intel's 14 nm Tri-Gate Technology Views: 1930

View Accelerating DSP Design Productivity with All Programmable FPGAs and SOCs Views: 1277 View VHDL-AMS inverting op-amp design & simulation in ViaDesigner Views: 2910 View Reid Wender, VP Marketing Views: 2241

View Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 1 Views: 2935 View Keynote By Dr. Ajoy Bose : SoC Realization – Building a Bridge to New Markets and Renewed Growth Part 2 Views: 3159 View Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 1 Views: 3023

View Keynote speech by Jim Hogan: Making Money from SoC Realization – where are we today? Part 2 Views: 2982 View Marcelo Lubaszewski Views: 2028 View Rick Carlson, Vice President - Sales Views: 1670

View "A World of Semiconductor Solutions Down to 14nm",Bob Durstenfeld Views: 3684 View "Challenges for Digital Timing Sign-off at the 20nm Node", Ruben Molina, Magma Views: 2478 View "ECAD and MCAD Solutions", Manny Marcano, President and CEO Views: 3979

View Pantheon 7: Complex Design Just Got Simpler Views: 1674 View Interview with Aart de Geus Views: 1485 View Dieter Therssen & Jane Judge Views: 1916

View Interview with Tom Pennino: Working with Pat Pistilli Views: 2592 View "Free Mar. 16 Design Education Conference", Ali Iranmanesh Views: 2636 View Interviews with MP Associates Staff Views: 3017

View Interview with Pat Pistilli's Daughters Views: 3928 View NanoCMOS Statistical Variability and Reliability, Dr. Asen Asenov Views: 4130 View EDAC Congratulates Pat Pistilli, 2010 Phil Kaufman Award Recipient Views: 2167

View Why DAC 2010? Views: 3256 View Jim McCanny at Japan EDSFair 2009 Views: 2967 View Mark Gogolewski MEMCON 2009 Keynote Clip Views: 8320

View Exceed Connectivity Solution, Views: 3347 View "Make or Break Year" Views: 8848 View Movie: EDA - Where Electronics Begins Views: 4452

View Preview: EDA - Where Electronics Begins Views: 3598
Total : 115
Featured Video







Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
40 Gbps UCIe IP; 300-mm GaN wafers; new edge AI SoCs; new US export controls
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
The Phil Kaufman Award Ceremony and Banquet Coming in November to Hayes Mansion
Lee WangSiemens EDA
by Lee Wang
Chip-level thermal analysis solves a main barrier to 3DICs
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Rambus Introduces DDR5 Client Clock Driver, Paving the Way for High-Performance Laptops and Desktops
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Accelerating AI-Driven Cloud Optimization: Inside Arm’s Partnership with Exostellar
More EDA Blogs 
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise