Calista Redmond, CEO RISC-V

Arm, Exostellar Boost AI Cloud for Chip Design Exostellar

JB Baker, VP Products ScaleFlux

EDACafe Editorial by Roberto Frazzoli NeurIPS; advanced packaging; OCTRAM memory; graphene interconnect; Google’s quantum advancements

Guest Blogger by Sanjay Gangal Intel Foundry Unveils Breakthroughs in Transistor and Packaging Technologies at IEDM 2024

The Dominion of Design by Sanjay Gangal EDACafe Industry Predictions for 2025 – Semidynamics

Siemens EDA by Sanjay Gangal Siemens’ Next-Gen Electronic Systems Design Platform: A Unified Vision of AI, Collaboration, and Innovation

Bridging the Frontier by Paul Cohen ESD Alliance Kicks off “Savage on Security” Webinar Series January 23 with Warren Savage

GPU Design Verification Engineer for AMD at Santa Clara, California

Sr. Silicon Design Engineer for AMD at Santa Clara, California

ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025

SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025

DVCon U.S. 2025 at United States - Feb 24 - 27, 2025

Design, Automation & Test in Europe - DATE 2025 at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025