Videos -> EDACafe Bunker Broadcast


Loading the player ...
Trade-off timing, power and functions in Processors
Mirabilis Design
3,005 views
«Prev Next»
Keywords: Deepak Shankar, Mirabilis Design, System level modelling, Architecture exploration and RISC-V, Architecture models reuse, Hybrid processing, Power performance trade-off, Power analysis in system design, Hardware accuracy through library components, Full system accuracy
Description: Maximizing performance, power and functionality of semiconductors and embedded systems - Interview with Deepak Shankar, Founder and More »




















































































Total : 250
Featured Video
Editorial
More Editorial  
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise