Videos -> EDACafe Bunker Broadcast


Loading the player ...
Trade-off timing, power and functions in Processors
Mirabilis Design
5,281 views
«Prev Next»
Keywords: Deepak Shankar, Mirabilis Design, System level modelling, Architecture exploration and RISC-V, Architecture models reuse, Hybrid processing, Power performance trade-off, Power analysis in system design, Hardware accuracy through library components, Full system accuracy
Description: Maximizing performance, power and functionality of semiconductors and embedded systems - Interview with Deepak Shankar, Founder and More »
























































































Total : 261
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
An Update on Accellera’s Industry Standards Efforts and Global Reach
Jobs
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
Design, Automation & Test in Europe - DATE 2025 at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise