Videos -> EDACafe Bunker Broadcast


Loading the player ...
Trade-off timing, power and functions in Processors
Mirabilis Design
3,034 views
«Prev Next»
Keywords: Deepak Shankar, Mirabilis Design, System level modelling, Architecture exploration and RISC-V, Architecture models reuse, Hybrid processing, Power performance trade-off, Power analysis in system design, Hardware accuracy through library components, Full system accuracy
Description: Maximizing performance, power and functionality of semiconductors and embedded systems - Interview with Deepak Shankar, Founder and More »























































































Total : 259
Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
Consumer Electronics Show 2025 - CES 2025 at Las Vegas Convention Center NV - Jan 7 - 10, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise