Videos -> EDACafe Bunker Broadcast


Loading the player ...
Signing off 1B+ Cells Design with Tempus Timing Solution
Cadence
4,391 views
«Prev Next»
Keywords: Timing signoff, Static timing analysis, Parallel / distributed computing, Timing closure, Cloud, Hierarchical design, Sharad Mehrotra, Cadence
Description: How to Signoff a Billion+ Cell Advanced Node Design with Tempus Timing Solution: Interview with Sharad Mehrotra, VP, Signoff, Cadence






















































































Total : 256
Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise