Videos -> 2019 DAC56


Loading the player ...
 FPGA-Based Prototyping for the Data Center with Cadence Protium X1
Cadence
 		1,662 views
«Prev Next»
Description: Interview with Frank Schirrmeister , Senior Group Director, Product Management & Marketing of Cadence at DAC56 2019 Conference

View IP & Library QA using Crossfire Views: 1584 View Farzad Zarrinfar, Managing Director of IP Division Views: 2907 View Jean-Marie Brunet, Sr. Director, Marketing Views: 2329

View Jason Xing, President / GM of North America, EMEA Views: 2297 View Zibi Zelewski, General Manager Views: 2331 View Rob Dekker, Founder & CTO Views: 1984

View Anupam Bakshi, Founder, CEO Views: 2470 View Interview with Vic Kulkarni: Silicon-to-System Success with ANSYS Multiphysics Views: 2175 View Aldo Bottelli, Director of Engineering Views: 2582

View Verifyter interview: ML-powered Automatic Debug Views: 2015 View FPGA-Based Prototyping for the Data Center with Cadence Protium X1 Views: 1661 View IC Design with the Cadence Cloud Views: 1676

View Pim Tuyls, CEO Views: 2059 View Hany Elhak, Circuit Simulation with Cadence Spectre X Simulator Views: 1710 View Stephen Fairbanks, Chief Technology Officer Views: 2732

View Accellera’s Chair Discusses Value of Membership Views: 3492 View Burst EDA Workloads to Cloud on Elastifile's Scalable, Enterprise File Storage Views: 2566 View Timothy Dunn, President Views: 1602

Total : 18
Featured Video






Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel to get $7.86 billion CHIPS Act award; Risc-V-based universal processor; SMIC’s yields; Nvidia’s music generation AI model
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
The Evolution of the Semiconductor IP Market
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
NVIDIA and Industry Leaders Unveil Groundbreaking Real-Time Digital Twin Technology
Sanjay GangalSiemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
More EDA Blogs 
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise