Videos -> 2013 Design Automation Conference (DAC)


Loading the player ...
 Mike Gianfagna, V.P.
Atrenta
 		2,335 views
«Prev Next»
Keywords: DAC, 2013 DAC, Atrenta, Mike Gianfagna
Description: Interview with Mike Gianfagna, Vice President at Atrenta

View Improv from DAC 2013 Views: 1829 View Mick Posner, Director of Product Marketing Views: 5899 View Toshio Nakama, CEO Views: 2282

View Sudhakar Palisetti, COO Views: 2920 View Gunnar Scholl, CEO Views: 2572 View David Gullickson, General Manager Views: 2101

View Firas Mohamed, President & CEO Views: 1876 View Dr. Raul Camposano, CEO Views: 2282 View Rod Simon, Account Executive Views: 1901

View Andreas Ripp, V.P. Views: 2720 View John Zuk, V.P. Views: 2688 View Chouki Aktouf, CEO Views: 2348

View John Heinlein, V.P. Views: 3186 View Andrew Haines, V.P. Views: 3287 View Rob Dekker, CTO & Founder Views: 2101

View Roddy Urquhart, V.P. Views: 2588 View Sam Appleton, CEO Views: 2876 View Eric Thune, V.P. Views: 2798

View Karim Khalfan Views: 2232 View Charlie Janac, CEO Views: 2468 View Mike Gianfagna, V.P. Views: 2334

View Dr. Johannes Stahl, Director Views: 6389 View Dr. Raik Brinkmann, President & CEO Views: 2084 View Mick Tegethoff, Director Views: 2066

View Sanjiv Kaul, CEO Views: 2383 View Oz Levia, V.P. Views: 2475 View Aveek Sarkar, V.P. Views: 3475

View K.T. Moore, Group Director Views: 2825 View Tom Anderson Views: 2118
Total : 29
Featured Video







Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution
More Editorial  
Latest Blog Posts
Paul CohenBridging the Frontier
by Paul Cohen
Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development
Romain PetitSiemens EDA
by Romain Petit
Multi-FPGA Partitioning – What’s the Recipe for Success?
More EDA Blogs 
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise