Videos -> DAC 2011


Loading the player ...
 "New AMBA 4 Hardware Coherency Spec",
Mike Dimelow
ARM
 		1,407 views
«Prev Next»

View "New Conversation Central on Facebook", Karen Bartleson Views: 1705 View Aceplorer ESL Power Exploration and New Silicon Valley Office", Ghislain Kaiser Views: 2658 View "New SOS Data Management Integrations and Visual Design Diff Update", Karim Khalfan Views: 2532

View "New Formal Verification Methodology and Custom Modeling Service", Vigyan Singhal Views: 4220 View "New Visual Verification Suite", Ellis Smith Views: 1444 View "New Soft IP Tagging", Kathy Werner Views: 2518

View "New TotalHistory Debugging for Rapid Prototyping ", Shyam Uma Chander Views: 4221 View "New ProtoLink Probe Visualizer, UVM Support and Certitude Update", Howard Mao Views: 2610 View "Socrates Suite of IP Integration Tools", Norman Walsh Views: 2050

View "Launching Nimbic, B Round Funding, nCloud and nWave", Raul Camposano Views: 1560 View "New UVM 1.1 Standard and Upcoming Unified Coverage Standard", Dennis Brophy Views: 2282 View "Chip Timer Optimizes Designs", Mehmet Cirit Views: 2037

View "New PCIe UVM Verification IP and UVM Tips", Craig Stoops Views: 5331 View "New 28nm FLows, 3DIC, Calibre RealTime," Michael Buehler-Garcia Views: 4241 View "My 40nm Design Closure Experience with Cadence Conformal ECO", Sid Allman, H/W Design Mgr. Views: 3123

View "Outsourcing N-1 Designs", Dilip Lalwani Views: 2064 View "New All-in-One Tekton SPX Sign-off Platform", Ruben Molina Views: 1949 View "New FastSpice, MEMs + ASICs, Designer Productivity", John Zuk Views: 2765

View "New Sillicon One Initiative", Behrooz Zahiri Views: 1817 View "New Sorcery CodeBench for Embedded Systems", Glenn Perry Views: 2813 View "New Cloud-based FPGA Design Development", HarnHua Ng Views: 2045

View "Design Script Management and Development", Rosesmary Francis Views: 1399 View "Place-n-Route: New Parametric OCV and Adaptive Multi-mode/Multi-corner", Eric Thune Views: 2926 View "Artisan Physical IP Update", John Heinlein Views: 1376

View "TSMC AMS Ref. Flow 2.0 and Tanner Suite Integration", Ravi Subrmanian Views: 4204 View "New OlympusSoC Floorplanning and Partitioning", Pravin Madhani Views: 2310 View "Whole Product Development and Management", Rick Stanton Views: 1276

View "Vertical Solutions", Lauro Rizzatti Views: 1897 View "Conformal ECO Designer Automates Frontend Changes", Kenneth Chang Views: 2060 View "Virtual Prototyping and System Optimization", Johannes Stahl Views: 1383

View "Power Management from Front to Back", Vic Kulkarni Views: 2589 View "TSMC Partnership, System Development Suite and 20nm", John Bruggeman Views: 1530 View "New AMBA 4 Hardware Coherency Spec", Mike Dimelow Views: 1406

View "Design Quality Measurement and Closure", Francois Constant Views: 1419 View "New DFM Services for Yield for 40nm and 28nm", Manoj Chacko Views: 1682 View "28nm Design Creation", Wei Lii Tan Views: 1990

View "IP Reuse and the Global Design Platform", Shiv Sikand Views: 2389 View "3D TSV and Silicon Test", Steve Pateras Views: 6686 View "Suprising Verification Research Results", Harry Foster Views: 3454

View "Analog System Simulation and Sign-off", Andrew Betts Views: 4255 View "Lynx Design System Update: ARC Cores and IDT Usage", Neel Desai Views: 1520 View "New Perl Scripting Front-End", Rob Dekker Views: 5960

View "ARC Processor Update", Mike Thompson Views: 1856
Total : 43
Featured Video






Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Intel to get $7.86 billion CHIPS Act award; Risc-V-based universal processor; SMIC’s yields; Nvidia’s music generation AI model
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
The Evolution of the Semiconductor IP Market
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
NVIDIA and Industry Leaders Unveil Groundbreaking Real-Time Digital Twin Technology
Sanjay GangalSiemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
More EDA Blogs 
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise