|
University
|  |
 |
|
|
Program
| |
|
|
Views |
| IC Mask Design Training Courses | Analog Layout Techniques
The Analog Layout Techniques course provides an introduction to the area of full custom analog layout. Focusing primarily on mixed mode CMOS processes, the course teaches the techniques used in producing high quality layouts of base band analog designs.
LEARNING OUTCOMES:
Familiarity with mixed mode CMOS and BiCMOS processes,
Understanding the layout techniques for passive components,
Knowledge of floorplanning methodologies,
Ability to layout analog designs on mixed mode CMOS processes,
SYLLABUS CONTENT
Mixed mode CMOS process overview,
BiCMOS process,
MOS transistor layout,
CMOS components used in analog design,
Common analog layout techniques,
Floorplanning,
Power routing techniques. |
9 |
| IC Mask Design Training Courses | RF Layout
The RF Layout course is targeted towards developing the skills necessary to complete the layout of an RF design. With a primary focus on CMOS processes, the course discusses the many challenges faced by RF CMOS layout and provides practical real life solutions.
LEARNING OUTCOMES:
Layout of RF circuits on CMOS processes,
Understanding of how layout influences circuit performance,
Schematic structure recognition and physical implementation.
SYLLABUS CONTENT
Layout factors influencing circuit performance,
MOS transistors at RF,
RF components,
Device matching in RF circuits,
Power routing techniques,
Noise considerations in RF layout,
Common RF circuits. |
2 |
| IC Mask Design Training Courses | Custom Digital Layout Techniques
The Custom Digital layout Techniques course focuses on techniques used in the physical design of standard cells, and full custom digital blocks. Starting with the layout of basic MOS transistors, the course develops to cover the more advanced techniques used in creating area efficient full custom digital layouts.
LEARNING OUTCOMES:
Familiarity with the concepts of CMOS logic processes,
Layout of digital cells,
Silicon area reduction techniques,
Understanding of custom digital floorplanning methodologies,
SYLLABUS CONTENT:
CMOS Logic process overview,
MOS transistor layout,
Silicon area reduction techniques,
Floorplanning methodologies and techniques,
Common custom digital layout techniques,
Power routing strategies. |
2 |
| Indianapolis (IUPUI) | The Department of Computer and Information Science |
2 |
| RMIT University | Master of Engineering (Microelectronic Engineering)
The taught master's program addresses aspects of technology from high level specification of microelectronic systems, through implementation alternatives to realisation of integrated circuits. The program aims to produce engineers with the necessary skills and practical experience to satisfy the requirements of the microelectronics industry.
The program was developed as part of a Victorian State Government microelectronics skills initiative to encourage the growth of the integrated circuit design industry and the broader microelectronics industry in Victoria.
With strong industry backing, these are the first programs of their kind to be offered in Australia. |
3 |
| IC Mask Design Training Courses | Introduction to CMOS Layout
The Introduction to CMOS Layout course introduces the knowledge and skills required to complete the full custom layout of a CMOS design, including the floorplanning, implementation and physical verification stages.
LEARNING OUTCOMES:
Familiarity of CMOS logic processes,
Familiarity with layout interconnect principles and techniques,
Have a basic understanding of physical design methodologies,
SYLLABUS CONTENT:
CMOS technologies and processing layers,
MOS transistor layout,
Silicon area reduction techniques,
Connection techniques,
Floorplanning,
Physical design methodologies. |
2 |
| IC Mask Design Training Courses | Very Deep Submicron Layout (VDSL)
The VDSL course is targeted towards developing the skills necessary to understand the challanges faced by physical engineers in completing layouts at deep submicron levels and provides practical real life solutions.
LEARNING OUTCOMES:
Layout of VDSL circuits on CMOS processes,
Understanding the impact layout has on yield and discuss how yield is no longer just a foundry responsibility,
Understanding the parasitics elements introduced by the VDSL process.
SYLLABUS CONTENT
CMOS Scaling Implications,
Yield,
Interconnect Parasitics,
Device Parasitics,
Matching,
Isolation Strategies,
Design for Manufacture. |
0 |
| IC Mask Design Training Courses | The Analog Layout, Advanced Techniques course aims to further develop the physical design skills of the analog layout engineer, by covering the techniques necessary to produce high quality, well matched and noise tolerant layouts of challenging designs on both CMOS and BiCMOS processes.
LEARNING OUTCOMES
* Layout of complex analog circuits
* Matching and noise tolerant analog layout techniques
* Schematic structure recognition and physical implementation
SYLLABUS CONTENT
* Device matching in analog circuits
* Layout techniques used in low noise applications
* Parasitic's
* Shielding
* Schematic structure recognition
* Power routing techniques
* Bipolar devices in a BiCMOS process |
1 |
| Hochschule Bremen - University of applied Science | Electronics
Microsystems Engineering
Imaging Physics
Information Technologies
and many more...see our website |
4 |
Total 9 links listed (include in sub-categories).
|
