Introduction to CMOS Layout
The Introduction to CMOS Layout course introduces the knowledge and skills required to complete the full custom layout of a CMOS design, including the floorplanning, implementation and physical verification stages.
LEARNING OUTCOMES:
Familiarity of CMOS logic processes,
Familiarity with layout interconnect principles and techniques,
Have a basic understanding of physical design methodologies,
SYLLABUS CONTENT:
CMOS technologies and processing layers,
MOS transistor layout,
Silicon area reduction techniques,
Connection techniques,
Floorplanning,
Physical design methodologies.
You are reviewing the
University.
Your machine is locate at 18.117.184.125.
