|
This tutorial demonstrates how to use the project window to complie and stimulate Verilog source code. It also demonstrates the unit level testing features that let you graphically draw a test bench and link it to the model under test.
|
|
|||||||||||||||||
|
|
||||||||||||||||||
|
||||||||||||||||||
|
This tutorial demonstrates how to use the project window to complie and stimulate Verilog source code. It also demonstrates the unit level testing features that let you graphically draw a test bench and link it to the model under test.
|
|
|||||||||||||||||
|
|
||||||||||||||||||
|
||||||||||||||||||
