This simple tutorial teaches you how to instrument and debug a small HDL
design. The design is a simple 4-bit counter with a clock and reset. Two
versions of the counter are provided: one in VHDL and one in Verilog.This tutorial simulates hardware debug data by applying
randomly generated data to all instrumented nodes. This data
does not reflect the actual operation of the design and only serves
to show the format of the debug data.
You are reviewing the
Resource.
Your machine is locate at 34.239.150.167.