Virage Logic Showcases Leadership Role in DesignCon 2010 Technical Program
[ Back ]   [ More News ]   [ Home ]
Virage Logic Showcases Leadership Role in DesignCon 2010 Technical Program

Virage Logic CEO to Deliver Keynote; Other Company Executives to Chair IP Summit, Sessions, Present and Participate on Panels

FREMONT, Calif. — (BUSINESS WIRE) — January 22, 2010Virage Logic Corporation (NASDAQ: VIRL), the semiconductor industry's trusted IP partner, today announced its widespread participation at DesignCon 2010, February 1-4 at the Santa Clara Convention Center. This year Virage Logic’s president and CEO, Dr. Alex Shubat, will provide the keynote for the IP Summit on Wednesday February 3rd at noon. Virage Logic vice president and chief scientist, Dr. Yervant Zorian, will serve as the IP Summit Chair. From 2:00pm to 3:30pm on Wednesday, Dr. Yakin Tanurhan, vice president and general manager of Virage Logic’s Processor and NVM Solutions business units will serve as a panelist on the Business Forum panel, “Next Wave: SoC Architecture, Standards and Tools Speed Application-driven Ecosystem Solution Development.”

Other Virage Logic executives contributing to the DesignCon professional program include Ken Brock, director of physical IP marketing, who will be part of the GSI IP Tutorial on Monday, February 1, from 9:00am to 12:00pm, presenting “Hard IP from Multiple Sources AND Smooth Foundry Tapeouts.” Also part of the DesignCon program is Raghavan Menon, vice president of engineering for Virage Logic’s Application Specific IP (ASIP) group, who is on the 2010 DesignCon Technical Program Committee. He will participate in the discussion on the Business Forum panel, "Providing Total IP Solutions to Ease System-on-Chip (SoC) Integration" on Wednesday, February 3, from 10:15am to 11:45am. On Thursday, February 4, Mike Thompson, director of product marketing, Processor Solutions at Virage Logic will present “Seamless Integration of Heterogeneous 3rd Party Co-processors in PowerPC-Based SoCs,” at the Power.org Architecture Ecosystem Day in Room #209 of the Santa Clara Convention Center.

In addition to its extensive presence in the DesignCon professional program, Virage Logic will feature its broad portfolio of semiconductor IP, including IP from its newest acquisitions. Attendees can visit the Virage Logic booth (#708) to see live demos of:

Attendees can also learn more about the company’s AEON™ multi-time programmable (MTP) non-volatile memory (NVM), and the extensive offering of SiWare™ Memory and SiWare™ Logic IP that is silicon proven and available on advanced process nodes.

“DesignCon is the foremost gathering for engineering managers and designers who design next generation SoCs and the final products that use them,” said Dr. Yervant Zorian. “The conference provides an excellent venue for acquiring the practical information essential for developing complex SoCs in 65-nanometer (nm) process technology and below. It also serves as a showcase for the expanding variety of IP cores needed to build these complex systems. We are pleased to share our expertise at this important annual event.”

About Virage Logic

Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company's highly differentiated product portfolio includes processor solutions, interface IP solutions, embedded SRAMs and NVMs, embedded test and yield optimization solutions, logic libraries, and memory development software. As the industry's trusted semiconductor IP partner, more than 400 foundry, IDM and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit http://www.viragelogic.com.

All trademarks are the property of their respective owners and are protected herein.



Contact:

Virage Logic Corporation
Sabina Burns, 510-743-8115
Email Contact