Mentor Graphics Unveils Advanced Low Power Features in Its

Mentor Graphics Unveils Advanced Low Power Features in Its Olympus-SoC Place-and-Route Platform

|

| More EDA News

(Mentor Graphics is a registered trademark and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).

Contact:

Mentor Graphics Corporation
Gene Forte, 503-685-1193
Email Contact
or
Sonia Harrison, 503-685-1165
Email Contact

« Previous Page 1 | 2

Related News

Mentor Graphics Provides Complete 3D Variability Solution Addressing Density and Thickness Challenges

Mentor Graphics Announces FloEFD Industry-leading Functionality for Electronics Cooling Simulation and Analysis

TATA Autocomp Systems Ltd. Expands its Deployment of Mentor Graphics Electrical Systems Design Tools

Mentor Graphics Precision Synthesis Tool Family Supports Altera’s Stratix IV GT and Arria II GX FPGA Devices

Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries

Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics

Sponsored Videos

Lou Ternullo, Senior Director of IP Product Management
Rambus

Jeff Wilson, Director
Siemens EDA

Anthony Dawson, VP
ANSYS

Submit | More Videos

Editorial

EDACafe Editorial
by Roberto Frazzoli
Shifting left software development; advancements in car power architectures; Japan’s semiconductor subsidies; ADI acquires Flex Logix

More Editorial

Latest Blog Posts

Industry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites

EDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development

Siemens EDA
by Romain Petit
Multi-FPGA Partitioning – What’s the Recipe for Success?

Guest Blogger
by Sanjay Gangal
NVIDIA’s RISC-V Transformation: How Open Architecture Became Central to AI and Computing

Jobs

Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California

CAD Engineer for Nvidia at Santa Clara, California

Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California

GPU Design Verification Engineer for AMD at Santa Clara, California

Sr. Silicon Design Engineer for AMD at Santa Clara, California

Design Verification Engineer for Blockwork IT at Milpitas, California

Submit Resume | Post Jobs | More Jobs

Upcoming Events

SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024

PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024

DVCon U.S. 2025 at United States - Feb 24 - 27, 2025

DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025

Submit | More Events

	© 2024 Internet Business Systems, Inc. 670 Aberdeen Way, Milpitas, CA 95035 +1 (408) 882-6554 — Contact Us, or visit our other sites:
	Privacy Policy Advertise