Open Menu
Virage Logic's DDR Memory Controller Interface Provides High Performance Data Transfer at Higher Efficiency and Lower Power
| | More EDA News

All trademarks are the property of their respective owners and are protected herein.


Contact:

Virage Logic Corporation
Sabina Burns, 510-743-8115
Email Contact
or
McClenahan Bruer Communications
James McIntyre, 503-546-1000
Email Contact



« Previous Page 1 | 2             
Related News
Virage Logic Expands Memory Interface Product Portfolio With New DDR3 Solution That Supports Speeds Up to 1.6 Gb/s
Virage Logic Unveils One Mega-Bit Embedded Reprogrammable Non-Volatile Memory (NVM) on Standard CMOS Process
Virage Logic Supports TSMC's Power Trim Service(TM) for Advanced Process Nodes
Virage Logic Delivers Open RTL to Test Floor Embedded Memory Test and Repair Subsystem
Virage Logic Speeds Time-to-Market with an All-Digital, High-Performance DDR2/3 PHY+DLL Solution
Virage Logic to Present at the Cowen and Company 20/20 TMT Conference
More News 
Featured Video







Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Shifting left software development; advancements in car power architectures; Japan’s semiconductor subsidies; ADI acquires Flex Logix
More Editorial  
Latest Blog Posts
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development
Romain PetitSiemens EDA
by Romain Petit
Multi-FPGA Partitioning – What’s the Recipe for Success?
Sanjay GangalGuest Blogger
by Sanjay Gangal
NVIDIA’s RISC-V Transformation: How Open Architecture Became Central to AI and Computing
More EDA Blogs 
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise