News
»
EDA News
Embedded, IP & SoC News
Subscribe
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorial
Jobs
IP
»
Browse
Submit IP
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Blogs
Books
Advertise
»
EDACafe Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Home
News
Events
Editorial
Jobs
IP
Videos
Blogs
Books
Advertise
Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem
|
|
More EDA News
Share
Tweet
Hsiao-Ling Lin Marcom Manager, Andes Technology Corp. hllin@andestech.com
« Previous Page
1
| 2
Related News
X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
Breker Verification Systems Readies RISC-V CoreAssurance and SoCReady SystemVIP for Automated, Certification-level RISC-V Verification Coverage
Axiomise Heads to RISC-V Summit Europe June 25-27 in Munich
Arteris Selected by Esperanto Technologies to Integrate RISC-V Processors for High-Performance AI and Machine Learning Solutions
Andes Technology Announces the Annual ANDES RISC-V CON on June 11th at the DoubleTree San Jose Hotel
SEALSQ RISC-V Chips Adoption is Predicted to Get AI Boost Making it a Viable Competitor to Traditional GPUs
More News
Featured Video
Hans Bouwmeester, CEO
PrimisAI
Lou Ternullo, Senior Director of IP Product Management
Rambus
Magdy Abadir, CEO
Suitera
Aaron Edwards, Senior Director Ansys Customer Excellence
ANSYS
Firas Mohamed President
IROC Technologies
Anthony Dawson, VP
ANSYS
Jeff Wilson, Director
Siemens EDA
Vincent Bligny, CEO
Aniah
Simon Rance, Director of Product Management and Strategic Marketing
Keysight Technologies
Submit
|
More Videos
Sponsored Videos
Juliano Mologni, Lead Product Manager
ANSYS
GP Singh, CEO
Ambient Scientific
Nando Basile, Marketing Director - eNVM solutions
X-FAB
Submit
|
More Videos
Editorial
EDACafe Editorial
by Roberto Frazzoli
Transformer-specialized ASIC; new NoC IP solutions; formal verification for C++ designs
More
Editorial
Latest Blog Posts
EDACafe Editorial
by Sanjay Gangal
Intel Xeon Processors Accelerate GenAI Workloads with Aible
EDACafe Editorial
by Sanjay Gangal
Innovating PCB Design: An Interview with Duncan Haldane, CEO of JITX
Bridging the Frontier
by Bob Smith, Executive Director
ESD Alliance Member Companies at DAC
Industry Predictions
by Sanjay Gangal
A New Era for Electric Vehicles: Silicon Mobility and Intel Lead the Charge
More EDA Blogs
Jobs
Senior Post Silicon Hardware Engineer
for
Nvidia
at Santa Clara, California
Senior DPU System Application Engineer
for
Nvidia
at Santa Clara, California
Senior Hardware Engineer IV – CA
for
Ampex Data Systems Corporation
at Hayward, California
Design Verification Engineer
for
Blockwork IT
at Milpitas, California
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
SemiconWest - 2024
at Moscone Center San Francisco CA - Jul 9 - 11, 2024
IEMI 2024- Integrated Electronics Manufacturing & Interconnections (IEMI)
at Bengaluru India - Jul 29 - 30, 2024
Flash Memory 2024 Conference & Expo FMS2024
at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024
at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024
Submit
|
More Events
© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise