Imperas Models – reference for the newly ratified RISC-V Specifications
Availability The latest release of the Imperas simulation and analysis products and reference models are available now. Current customers can download the latest updated packages via the usual Imperas customer support user portal. Imperas RISC-V reference models are also available via approved EDA distribution partners. To explore this option in more detail, please contact Imperas or your preferred EDA supplier. riscvOVPsim is the entry-level free RISC-V model available on GitHub at: github.com/riscv-ovpsim riscvOVPsimPlus is a popular free ISS (Instruction Set Simulator), an envelope reference model that can be configured to cover all of the newly ratified RISC-V specifications and standard extensions. Also included are several Architectural Validation Test Suites, which form a basic test plan for software level compatibility within the specification definitions. The Imperas models are available as open-source and released under the flexible Apache 2.0 open-source license. All models, virtual platforms and example models are available to the RISC-V community via the Open Virtual Platforms website at: www.ovpworld.org/riscvOVPsimPlus riscvOVPsimCOREV is a free RISC-V reference model and simulator (ISS) targeted at software developers for the OpenHW CORE-V family of processors. With a proprietary freeware license from Imperas, which covers free commercial and academic use, the simulator package includes a complete open-source model licensed under Apache 2.0. It is available on GitHub for download at: github.com/openhwgroup/riscv-ovpsim-corev |
|
||||||
|
|||||||
|