Open Menu
Microsemi Announces Industry's Lowest Power Sub-GHz Radio Frequency Transceiver for Secure IoT Applications
| | More IC News

Logo - http://photos.prnewswire.com/prnh/20110909/MM66070LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/microsemi-announces-industrys-lowest-power-sub-ghz-radio-frequency-transceiver-for-secure-iot-applications-300224078.html

SOURCE Microsemi Corporation

Contact:
Microsemi Corporation
EDITORIAL CONTACTS: Farhad Mafie, VP Worldwide Product Marketing, 949-356-2399; Beth P. Quezada, Director, Corporate Communications, 949-380-6102; Email: Email Contact
Web: http://www.microsemi.com



« Previous Page 1 | 2             
Related News
Silicon Labs Significantly Reduces Design Time Using the Cadence Mixed-Signal Low-Power Flow
UltraSoC delivers enhanced system-level performance optimization capabilities for MIPS users
Toshiba Image Recognition Processor Delivers Advanced Functionality For Monocular Cameras In ADAS Applications
Toshiba Extends Potential Applications For Wireless Power Charging With 15W Transmitter IC
Marvell Expands Its 32-bit and 64-bit ARMADA SoC Family of Embedded Processors with Robust Ecosystem of Software Solutions and Partners for a Variety of Applications
Axcelis Announces Shipment Of Follow-On Multi System Order For 'Purion H' From Leading DRAM Chipmaker
More News 
Featured Video








Submit | More Videos 
Sponsored Videos
Submit | More Videos 
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution
More Editorial  
Latest Blog Posts
Sanjay GangalSiemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Paul CohenBridging the Frontier
by Paul Cohen
Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet
Sanjay GangalIndustry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development
More EDA Blogs 
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Submit Resume | Post Jobs | More Jobs 
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025
Submit | More Events 



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise