SAN JOSE, Calif., March 10, 2015 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Juniper Networks (NYSE: JNPR) has utilized Cadence® Innovus™ Implementation System to improve turnaround time (TAT) for physical implementation of their most complex 28-nanometer (nm) intellectual property (IP) for networking applications. The networking company was able to achieve throughput of more than 1.8 million cells per day while also improving out-of-the-box design performance by 15 percent.

The Innovus Implementation System incorporates the advanced new GigaPlace placement engine and multi-threaded placement optimization, which enabled Juniper Networks to meet its critical performance parameters. The full-flow multi-threading enhancements enabled full utilization of 8- and 16-CPU machines that resulted in the optimal throughput on the multi-million-cell high-performance networking IP blocks.

"We needed to create larger blocks on the last chip, but the excessive turnaround time with our previous tool made this impractical with our aggressive design schedule," said Debashis Basu, ‎SVP Engineering, Silicon and Systems Engineering at Juniper Networks. "Our next system-on-chip (SoC) projects will be on a 16nm process, and the Innovus Implementation System can enable much larger blocks than previously possible, decreasing area and top-level complexity." 

"Designs with just a few issues can cost customers a month in the design schedule by the time the problems are discovered, fixed and then rerun," said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "The Innovus Implementation System is helping Juniper Networks to decrease the time to a clean design by getting high-quality results into the designer's hands much sooner. As Juniper embarks on its new 16nm SoC designs, the Innovus Implementation System can provide the desired turnaround time required to meet tight deadlines while improving overall engineering productivity."

The Innovus Implementation System is a next-generation physical implementation solution that enables developers to deliver high-quality designs with best-in-class power, performance, and area (PPA) while accelerating time to market. For more information on the new solution, please visit http://www.cadence.com/news/innovus. Also, see today's related press release titled, "Cadence Introduces Innovus Implementation System, Delivering Best-in-Class Results with Up to 10X Reduction in Turnaround Time," at http://www.cadence.com/cadence/newsroom/press_releases/pages/pr.aspx?xml=031015_Innovus.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at http://www.cadence.com/.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and Innovus is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/juniper-networks-gains-dramatic-throughput-and-performance-advantages-with-cadence-innovus-implementation-system-300047127.html

SOURCE Cadence Design Systems, Inc.

Contact:

Cadence Design Systems, Inc. Juniper Networks Web: http://www.cadence.com