OneSpin’s New Debug Automation Technology Boosts Formal Assertion-Based Verification Productivity

Avery Design Systems Announces Support for PCI Express 3.0 Verification IP

Fujitsu Microelectronics Solutions Adopts Cadence Verification Technology for Its Toughest Mixed-Signal Designs

Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology

Verification Special Session at DAC 2009 to Discuss Advances in Debugging

Real Intent Announces New Functional Verification Capabilities and Celebrates Technology Growth at DAC09

Ricky Lau, CTO The Six Semiconductor

John Eble, VP Rambus

Tim Vehling, Executive VP Global Sales EdgeCortix

EDACafe Editorial by Roberto Frazzoli Rapidus advancements; automotive AI updates; CHIPS Act supporting SOI and SiC fabs; Qualcomm-Arm legal battle

EDACafe Editorial by Sanjay Gangal EDACafe Industry Predictions for 2025 – Logic Fruit

Industry Predictions by Sanjay Gangal EDACafe Industry Predictions for 2025 – Point2 Technology

Siemens EDA by Juergen Jaeger FPGA-based prototyping – to build, or to buy, that is the question!

Guest Blogger by Sanjay Gangal Intel Foundry Unveils Breakthroughs in Transistor and Packaging Technologies at IEDM 2024

CAD Engineer for Nvidia at Santa Clara, California

Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California

GPU Design Verification Engineer for AMD at Santa Clara, California

Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California

Sr. Silicon Design Engineer for AMD at Santa Clara, California

Consumer Electronics Show 2025 - CES 2025 at Las Vegas Convention Center NV - Jan 7 - 10, 2025

ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025

SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025

DVCon U.S. 2025 at United States - Feb 24 - 27, 2025