News
»
EDA News
Embedded, IP & SoC News
Subscribe
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorial
Jobs
IP
»
Browse
Submit IP
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Blogs
Books
Advertise
»
EDACafe Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Email this story to a friend:
"
CorpNews - Synopsys and STMicroelectronics Accelerate 32-Nanometer Readiness Delivering Optimized Standard Cell Library and Route-Rule Validation in IC Compiler
"
*
Friend's Email :
*
Your Full Name :
*
Your Email Address :
Personal Message :
Characters remaining: 500
Your IP address is : 18.225.72.245
Related News
Synopsys Expands Confirma Hardware-assisted Verification Solution with the HAPS-A31 System
STARC to Deploy Synopsys IC Compiler's Zroute and Clock Mesh Technologies in STARCAD-CEL
Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2008
Synopsys to Acquire ProDesign's CHIPit Business Unit
Creative Chips Adopts Synopsys' Galaxy Custom Designer Mixed-Signal Implementation Solution
Synopsys Unveils IP OEM Partner Program with Arrow Electronics, Global Unichip and Open-Silicon
More News
Featured Video
SuperGuard Library Safety Qualification Suite - Solid Sands
Solid Sands
Calista Redmond, CEO
RISC-V
Josep Montanya , CEO
Nanusens
Ian Ferguson, Senior Director
SiFive
Arm, Exostellar Boost AI Cloud for Chip Design
Exostellar
John Eble, VP
Rambus
Tim Vehling, Executive VP Global Sales
EdgeCortix
Firas Mohamed President
IROC Technologies
Submit
|
More Videos
Sponsored Videos
Nathan Tracy, Technologist
TE Connectivity
Vic Kulkarni, Chief Strategy Officer
Ansys
Oran Manor, Director of Electronics Manufacturing Business Development , Siemens Digital Industries Software
Siemens
Submit
|
More Videos
Editorial
EDACafe Editorial
by Roberto Frazzoli
40 Gbps UCIe IP; 300-mm GaN wafers; new edge AI SoCs; new US export controls
More
Editorial
Latest Blog Posts
Bridging the Frontier
by Bob Smith, Executive Director
The Phil Kaufman Award Ceremony and Banquet Coming in November to Hayes Mansion
Siemens EDA
by Lee Wang
Chip-level thermal analysis solves a main barrier to 3DICs
Industry Predictions
by Sanjay Gangal
Rambus Introduces DDR5 Client Clock Driver, Paving the Way for High-Performance Laptops and Desktops
EDACafe Editorial
by Sanjay Gangal
Accelerating AI-Driven Cloud Optimization: Inside Arm’s Partnership with Exostellar
More EDA Blogs
Jobs
Sr. Silicon Design Engineer
for
AMD
at Santa Clara, California
CAD Engineer
for
Nvidia
at Santa Clara, California
GPU Design Verification Engineer
for
AMD
at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU
for
Nvidia
at Santa Clara, California
Senior Firmware Architect - Server Manageability
for
Nvidia
at Santa Clara, California
Design Verification Engineer
for
Blockwork IT
at Milpitas, California
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024)
at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024
at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024
at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC)
at United States - Nov 3 - 8, 2024
Submit
|
More Events
© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise