News
»
EDA News
Embedded, IP & SoC News
Subscribe
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorial
Jobs
IP
»
Browse
Submit IP
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Blogs
Books
Advertise
»
EDACafe Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Email this story to a friend:
"
ICNews - Silterra Adopts HPL Technologies TechXpress IP to Accelerate Development for 0.13um CMOS Process
"
*
Friend's Email :
*
Your Full Name :
*
Your Email Address :
Personal Message :
Characters remaining: 500
Your IP address is : 3.15.186.79
Related News
Silterra Released 180nm Embedded Flash Technology for Mass Production
Silterra launches 130nm CMOS logic aluminum backend technology
Silterra, Symetrix team up for FeRAM (DigiTimes)
Key ASIC Has Selected Mixel to Develop and License Advanced Mixed Signal IPs for Silterra Foundry
Key ASIC and Silterra Partner to Deliver Design-to-Manufacture Services Targeted for Mobile and Consumer Electronics Markets
Kevin Bligh Joins Silterra as Vice President of Worldwide Sales and Marketing Industry Veteran to Focus on Growing Silterra’s Customer Base
More News
Featured Video
SuperGuard Library Safety Qualification Suite - Solid Sands
Solid Sands
Ian Ferguson, Senior Director
SiFive
Calista Redmond, CEO
RISC-V
John Eble, VP
Rambus
Firas Mohamed President
IROC Technologies
Arm, Exostellar Boost AI Cloud for Chip Design
Exostellar
Colin Scholefield, Co-CEO & President
Boston Semi Equipment
Josep Montanya , CEO
Nanusens
Tim Vehling, Executive VP Global Sales
EdgeCortix
Submit
|
More Videos
Sponsored Videos
JB Baker, VP Products
ScaleFlux
Jordan Mandel, Director
SuperDry Totech
Intel Vision 2024 Keynote
Intel
Submit
|
More Videos
Editorial
EDACafe Editorial
by Roberto Frazzoli
TSMC-EDA updates; Google’s AI-based chip layout tool; new Altera FPGAs; double-faced GaN wafers
More
Editorial
Latest Blog Posts
Bridging the Frontier
by Bob Smith, Executive Director
Wojciech P. Maly Inducted into the Phil Kaufman Hall of Fame
Siemens EDA
by Lee Wang
Chip-level thermal analysis solves a main barrier to 3DICs
Industry Predictions
by Sanjay Gangal
Rambus Introduces DDR5 Client Clock Driver, Paving the Way for High-Performance Laptops and Desktops
EDACafe Editorial
by Sanjay Gangal
Accelerating AI-Driven Cloud Optimization: Inside Arm’s Partnership with Exostellar
More EDA Blogs
Jobs
CAD Engineer
for
Nvidia
at Santa Clara, California
GPU Design Verification Engineer
for
AMD
at Santa Clara, California
Design Verification Engineer
for
Blockwork IT
at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU
for
Nvidia
at Santa Clara, California
Senior Firmware Architect - Server Manageability
for
Nvidia
at Santa Clara, California
Sr. Silicon Design Engineer
for
AMD
at Santa Clara, California
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024)
at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024
at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024
at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC)
at United States - Nov 3 - 8, 2024
Submit
|
More Events
© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise