News
»
EDA News
Embedded, IP & SoC News
Subscribe
Submit News
Events
»
EDA Events
Submit New Event
Purchase Webinar Listing
Editorial
Jobs
IP
»
Browse
Submit IP
Videos
»
EDA Videos
Submit New Video
Submit New YouTube Video
Blogs
Books
Advertise
»
EDACafe Media Kit
Banner Ad Specifications
eMail Blast Specifications
Inquire
Email this story to a friend:
"
ICNews - Sidense SHF Memory Macros Target IoT and Other Very Low Power Applications in TSMC's 40ULP Process
"
*
Friend's Email :
*
Your Full Name :
*
Your Email Address :
Personal Message :
Characters remaining: 500
Your IP address is : 3.145.58.90
Related News
IXYS Introduces New 2.2kV, 5370A Fast Thyristor with Record Current Rating and 35% Better than Present Devices in Standard Package
StratEdge Expands CMC Base Laminate Packages to Include High-Power GaN Transistors & MMIC Devices
Cadence Custom/Analog, Digital and Signoff Tools Achieve Certification on Samsung 28FDS Process Technology
Cadence Digital, Signoff and Custom/Analog Tools Enabled on Samsung's 7LPP and 8LPP Process Technologies
Samsung Set to Lead the Future of Foundry With Comprehensive Process Roadmap Down to 4nm
Humavox and Asahi Kasei Microdevices Present New Health Tracking and Wireless Charging Chip for Wearables
More News
Featured Video
Alain-Sam Cohen, Engineering Manager
DeepPCB
John Ferguson, Product Management Director
Siemens
Ian Ferguson, Senior Director
SiFive
Adam Tilton, CEO
Driver
Tim Vehling, Executive VP Global Sales
EdgeCortix
Vijay Chobisa, Senior Director
Siemens EDA
Colin Scholefield, Senior Director of Product Marketing
Boston Semi Equipment
Dr. Jason Cong, Professor
UCLA
John Heinlein, CMO
Sonatus
Submit
|
More Videos
Sponsored Videos
Simon Rance, Director of Product Management and Strategic Marketing
Keysight Technologies
Andrew Baker , CEO
Orca Semi
Josep Montanya , CEO
Nanusens
Submit
|
More Videos
Editorial
EDACafe Editorial
by Roberto Frazzoli
Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution
More
Editorial
Latest Blog Posts
Siemens EDA
by Sanjay Gangal
Enhance power reliability through design-stage layout optimization
Bridging the Frontier
by Paul Cohen
Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet
Industry Predictions
by Sanjay Gangal
Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites
EDACafe Editorial
by Sanjay Gangal
Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development
More EDA Blogs
Jobs
Sr. Silicon Design Engineer
for
AMD
at Santa Clara, California
Senior Firmware Architect - Server Manageability
for
Nvidia
at Santa Clara, California
CAD Engineer
for
Nvidia
at Santa Clara, California
GPU Design Verification Engineer
for
AMD
at Santa Clara, California
Design Verification Engineer
for
Blockwork IT
at Milpitas, California
Submit Resume
|
Post Jobs
|
More Jobs
Upcoming Events
SEMICON Japan 2024
at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference
at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025
at United States - Feb 24 - 27, 2025
DATE 2025 - Design, Automation and Test in Europe Conference
at France - Mar 31 - 2, 2025
Submit
|
More Events
© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 —
Contact Us
, or visit our other sites:
Privacy Policy
Advertise