Altera to Demonstrate FPGA Technologies at Flash Memory Summit 2014

Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs

Everspin to Demonstrate Spin-Torque MRAM with Altera FPGAs at Flash Memory Summit 2014

eSOL's eT-Kernel RTOS Evaluation Kit Launched for Xilinx Zynq-7000 All Programmable SoC

Lattice Semiconductor Reports Second Quarter 2014 Results

ZMDI, a Global Semiconductor Company, Expands its Battery Management ICs Product Family, With the Release of the ZSSC1750 and ZSSC1751 Data Acquisition System Basis Chips...

Magdy Abadir, CEO Suitera

Firas Mohamed President IROC Technologies

Calista Redmond, CEO RISC-V

EDACafe Editorial by Roberto Frazzoli Nvidia-powered CAE acceleration; new Keysight EDA software; CoWoS roadmap; new datacenter inference solution

Siemens EDA by Sanjay Gangal Enhance power reliability through design-stage layout optimization

Bridging the Frontier by Paul Cohen Honoring Dr. Jason Cong During the Phil Kaufman Award Ceremony and Banquet

Industry Predictions by Sanjay Gangal Intel’s New Xeon 6 SoC Redefines vRAN Efficiency, Single-Server Footprint for Cell Sites

EDACafe Editorial by Sanjay Gangal Siemens’ Innexis Suite Advances Shift Left for Faster, Earlier IC Development

Design Verification Engineer for Blockwork IT at Milpitas, California

Sr. Silicon Design Engineer for AMD at Santa Clara, California

Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California

CAD Engineer for Nvidia at Santa Clara, California

GPU Design Verification Engineer for AMD at Santa Clara, California

SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024

PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024

DVCon U.S. 2025 at United States - Feb 24 - 27, 2025

DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025