Fujitsu Adopts Cadence Chip Planning Technology

SAN JOSE, CA -- (MARKET WIRE) -- Jul 20, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Fujitsu Semiconductor Ltd. has adopted Cadence® chip planning technology for its design teams while incorporating the technology into its own Web site for customers. The technology giant adopted the Cadence Chip Planning System and InCyte Chip Estimator to improve and speed chip development. In addition, the two companies worked together to incorporate Cadence chip planning technology into Fujitsu's Japanese Web site so that ASIC users can easily explore the feasibility of ASIC design development.

"Our customers used to check design feasibility with us multiple times in the architectural planning stages, where design specifications were not yet fixed, and that was a significant burden for them," said Kouichi Ohtsuki, general manager, ASIC and COT Division of the Advanced Products Business Unit at Fujitsu. "So we collaborated with Cadence, who has broad experience with chip planning technology, to create the interface to our Web-based, free chip estimation solution called GA-Estimator. By adopting the Cadence Chip Planning System and InCyte Chip Estimator, we have been able to develop a system that has an excellent user interface, and by using GA-Estimator, our customers can evaluate the feasibility real time on various designs."

GA-Estimator enables Fujitsu customers to access 180-nanometer gate-array technology through Fujitsu's Web-based chip estimation solution. Customers can enter specifications and alter the variables so they can consider the tradeoffs before settling on a final design plan. Fujitsu will deploy the solution on its Japanese Web site.

Similarly, the Cadence Chip Planning System enables early and accurate IC estimation, allowing tradeoffs among chip size, power consumption, cost, and time to market. The Cadence InCyte Chip Estimator enables rapid architectural what-if analysis to optimize design specifications. Users can reduce chip size, power, and cost without sacrificing performance.

"Our chip planning technology can help customers grow their business and narrow the profitability gap through a cost-effective path to Silicon Realization," said Adam Traidman, general manager of the Chip Planning Solutions group at Cadence. "Fujitsu recognizes the benefits of smart chip planning, and is now passing these capabilities along to its customers."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the USA and other countries. All other marks and names are the property of their respective owners

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 


Featured Video
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise