Concept Engineering Enhances Automatic Transistor-level Schematic Generation Technology

Improves analog and mixed-signal visualization capability for T-engine™ and SpiceVision PRO®

FREIBURG, Germany — (BUSINESS WIRE) — June 14, 2010 — With more analog building blocks being integrated into modern mixed-signal systems-on-chip (SoCs) and with parasitic effects getting more complex with each process node, there is clear and increasing need for improved mixed-mode, analog, and parasitic network visualization capabilities. Recognizing this need, Concept Engineering has significantly improved analog and mixed-signal (A/MS) visualization capabilities for T-engine™, the company’s core technology for automatic transistor-level schematic generation. The enhanced T-engine automatically draws easy-to-read and easy-to-understand schematics for both A/MS and digital circuits.

T-engine creates schematic drawings or schematic fragment drawings for device-level information as usually defined in SPICE netlists and SPICE model descriptions. Working at the device level, design engineers get very detailed visual feedback about the problems they have to solve and can more easily optimize their designs, intellectual property (IP) blocks or library cells for low power, yield, or signal integrity.

T-Engine is integrated into Concept’s SpiceVision PRO®, the company’s transistor-level debugging tool. Designers of electronic integrated circuits (ICs) and SoCs use SpiceVision PRO to visualize critical information such as circuit structure, device interaction and parasitic elements, at the transistor level, so that they can more easily and accurately understand and tune designs for maximum performance, lower power consumption or reliability.

Original equipment manufacturer (OEM) customers use T-engine to quickly realize debugging cockpits for their electronic design automation (EDA) tools at a very competitive cost and with very high quality. T-engine’s easy customization gives OEMs a high-performance, high-capacity graphical user interface (GUI) that fits into customers’ applications while allowing the OEM to concentrate on product core features.

“Concept Engineering has a long history of providing its OEM customers with leading visualization technology for all design levels, including system-level, RTL-level, gate-level and transistor-level,” said Gerhard Angst, CEO and president of Concept Engineering. “With the addition of enhanced analog and mixed-signal visualization, we are bringing even more visibility into problems that designers face today.”

The latest T-engine and SpiceVision PRO software will be demonstrated in the Concept Engineering booth (#513) at the 47th Design Automation Conference (DAC) in Anaheim, CA from June 14th to 16th. Altos Design Automation also will be showing prototype software with integrated T-engine capability in booth #1367.

About Concept Engineering

Concept Engineering is a privately held company based in Freiburg, Germany, founded in 1990 to develop and market innovative schematic generation and viewing technology for use with logic synthesis, verification, test automation and physical design tools. The company's customers are primarily original equipment EDA tool manufacturers (OEMs), in-house CAD tool developers and semiconductor companies. For more information, see http://www.concept.de.



Contact:

Cayenne Communication LLC for Concept Engineering in North America:
Michelle Clancy, +1-252-940-0981
Email Contact

Featured Video
Latest Blog Posts
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Everspin
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise