Cadence Announces Comprehensive SOI Design Hub

SAN JOSE, CA -- (MARKET WIRE) -- Jun 09, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today introduced the Cadence® SOI Design Hub, a new Web portal that lowers the barriers to adopting silicon-on-insulator (SOI) technology through comprehensive silicon-proven design enablement solutions and services. The SOI Design Hub is aimed at reducing SOI adoption start-up costs, cutting time to market for SOI intellectual property (IP), and improving design quality.

Cadence has been working with IBM, the leading SOI foundry, and with ARM to deliver methodologies, reference flows, IP access and services for SOI design. This includes the recent delivery of a 45-nanometer SOI SerDes receiver. Cadence also recently announced a joint development agreement with IBM to develop complex IP, including SOI designs, as part of the Cadence open integration platform. Forty-five-nanometer SOI technology offers up to 30 percent performance improvement or 40 percent power reduction when compared to the industry-standard bulk CMOS technology.

The Cadence open integration platform is a key component of the EDA360 vision, which, among other things, helps integrators close the profitability gap by providing new capabilities for IP creation, selection and integration.

"Cadence and IBM have collaborated for several SOI process generations to deliver silicon-proven methodology to our mutual customers," said Mark Ireland, vice president, Semiconductor Products and Services, IBM. "Providing this proven technology and Cadence services expertise is an excellent way to help customers in adopting SOI technology."

Through the SOI Design Hub, Cadence now offers three new solutions: An SOI IP porting service, where Cadence Services migrates analog, digital, and mixed-signal IP blocks to an SOI process technology, and delivers a self-contained macro that will integrate smoothly with the target design environment; turnkey design services, where customers can outsource any aspect of their design to the SOI design-experienced Cadence team; and a software-as-a-service (SaaS) offering with a complete do-it-yourself IP porting environment that provides access to a production-proven Cadence design environment within a secure IT infrastructure.

"As adoption of SOI technology continues to grow it is important to have a central point for accessing design enablement tools and IP to accelerate the design cycle and industry adoption," said John Heinlein, vice president of marketing, ARM, Physical IP division. "The Cadence SOI Design Hub, coupled with ARM physical and processor IP, provides engineers a silicon-proven route for leveraging this advanced technology to deliver high-performance, low-power consumer devices while reducing design risk and cost."

"We've been working diligently with IBM and ARM to make SOI adoption easier for our customers and enable them to benefit from this advanced technology," said Vishal Kapoor, vice president of product management at Cadence. "The new SOI Design Hub will help realize designs for those interested in leveraging the power and performance benefits of this technology with the solutions and services they need to ensure success."

"This innovative offering by Cadence provides a range of new options for companies to leverage the power efficiency and integration benefits of SOI technology in their products," said Horacio Mendez, executive director of the SOI Industry Consortium. "The SOI Design Hub is a significant addition to the SOI design chain for the electronics industry."

The hub can be found at http://www.cadence.com/services/Pages/soi.aspx

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 


Featured Video
Jobs
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise