HiSilicon Adopts Cadence Mixed-Signal and Low-Power Technologies

SAN JOSE, CA -- (MARKET WIRE) -- Apr 12, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that HiSilicon Technologies Co., Ltd. has expanded its collaboration with Cadence on its advanced wireless and networking chip designs. HiSilicon has expanded its use of the Cadence® Encounter® Digital Implementation System, Encounter Power System and Virtuoso® custom design technologies in its low-power and mixed-signal flows at advanced technology nodes. HiSilicon has also adopted the Cadence Encounter Conformal® ECO Designer in its engineering-change-order flow to help designers reduce both cost and impact on schedules resulting from late iterations.

Headquartered in Shenzhen, China and formerly known as the ASIC Design Center of Huawei Technologies Ltd., HiSilicon has design divisions located in Beijing, Shanghai, Silicon Valley (USA) and Sweden. HiSilicon provides ASICs and solutions for communications networks and digital media. These ASICs are widely used in over 100 countries and regions around the world. In the digital media field, HiSilicon has already released an SoC and solution for network surveillance, videophone, DVB and IPTV.

Adopting the Cadence technologies enables HiSilicon to improve the productivity of its engineering groups in implementing low-power designs. The Cadence Encounter Digital Implementation System -- with its robust technology and low-power support for multiple power domain designs -- allows HiSilicon to leverage more effective power-saving techniques, such as power shutoff and voltage scaling. The mixed-signal capabilities within the Cadence Virtuoso® custom design technologies and the Encounter Digital Implementation System allow HiSilicon's analog and digital design teams to collaborate more effectively by making digital implementation capabilities accessible from within the custom design environment, and vice versa. With these capabilities, as well-mixed signal and low-power signoff, the Encounter Digital Implementation System provides HiSilicon with a complete implementation and signoff solution for mixed-signal and low-power designs.

"After careful evaluation, we have chosen Cadence as the primary vendor of our low-power and mixed-signal design flows," said Teresa He, vice president of HiSilicon. "Today's global semiconductor market is highly competitive and we are happy to sharpen the saw with the leading technologies from Cadence."

"Cadence is committed to enabling our customers to build their most challenging designs with improved productivity and higher profitability," said Charles Giorgetti, corporate vice president for product management at Cadence. "We are honored to see HiSilicon expand the use of our leading solutions, and confident that Cadence can help HiSilicon gain a competitive edge in the wireless, networking and digital media markets through our strong collaboration."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information please contact:

John Peng
Cadence Design Systems 
+86 (21) 61222300

Email Contact 


Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
MEMS & Sensors Executive Congress (MSEC 2024) at Château-Bromont Hotel in Bromont Quebec Canada - Oct 7 - 9, 2024
PCB West 2024 at Santa Clara Convention Center Santa Clara CA - Oct 8 - 11, 2024
DVcon Europe 2024 at Holiday Inn Munich City Center, Munich Germany - Oct 15 - 16, 2024
International Test Conference (ITC) at United States - Nov 3 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise