Jasper, AMD Ink Long-Term Formal Verification Deal

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — April 27, 2009 Jasper Design Automation today announced it has signed a long-term agreement with AMD (NYSE: AMD) to place JasperGold formal verification technology in AMD design centers worldwide.

“We chose Jasper formal due to the level of their technology, methodology and support,” said Paul Tobin, Director of AMD's Verification Center of Expertise. “Jasper solutions help AMD to improve quality and reduce schedule risk. Jasper is now broadly accessible to multiple processor and graphics projects.”

AMD’s work with JasperGold exemplifies Jasper’s “Targeted ROI” philosophy, solving customers’ most critical design challenges in ways that also speed time to market, reduce overhead, and mitigate risk.

Tobin cited a recent example involving a complex, next-generation multi-core processor design. Designers wanted to prove that resource starvation would never occur in a new logic design; high-level analysis for which simulation alone is often insufficient. Using JasperGold’s unique interactive proof and liveness property capabilities, AMD was able to prove very early that this would not occur, saving extensive simulation time and gaining confidence in the extensive proof that formal verification can provide.

“Formal verification helps in the discovery of subtle RTL issues which are difficult or even impossible to detect in simulation,” Tobin added. “We strive to thoroughly verify critical logic in these complex designs to ensure discrepancies never have an impact on silicon, and Jasper helps us towards achieving that goal.”

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Japan. Visit jasper-da.com for Targeted ROI: reducing risks; increasing design, verification and reuse productivity; and accelerating time to market.

Jasper Design Automation, the Jasper Design Automation logo, ActiveDesign, Behavioral Indexing, and JasperGold are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.

 



Contact:

lochpr for Jasper Design Automation
Jim Lochmiller, 707-205-7681
Email Contact

 

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Upcoming Events
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024
SEMI | MSIG MEMS & Imaging Sensors Summit at Munich Germany - Nov 14 - 15, 2024
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise