Xilinx Introduces Two Next-Generation FPGA Families to Enable New Targeted Design Platforms

New Virtex-6 and Spartan-6 FPGA Families Lay Foundation for New Methodologies that Bring Ease-of-Use and More Productivity to Applying Programmable Logic to System-Level Design

SAN JOSE, Calif., Feb. 2 /PRNewswire/ -- Xilinx (NASDAQ: XLNX) today introduced the next generation in the company's flagship high-performance Virtex(R) and low-cost Spartan(R) field programmable gate arrays (FPGAs), the foundation for a new generation of 'targeted design platforms' that will enable system designers to increase productivity and minimize development costs. With programmability increasingly becoming an imperative to electronic manufacturers' ability to keep their innovative edge under challenging business and technological environments, these new targeted design platforms from Xilinx and its network of third parties will provide system designers with simpler, smarter and more strategically viable methodologies for creating FPGA-based system-on-chip solutions targeting a wide variety of markets and applications.

(Photo: http://www.newscom.com/cgi-bin/prnh/20090202/SF65258)

(Logo: http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGO)

The Virtex-6 and Spartan-6 FPGA families build upon 25 years of Xilinx market and technology leadership with over 10 generations of FPGAs. These new families exploit the performance and cost benefits of proven advanced process technologies from UMC and new foundry partner Samsung to meet the insatiable global demand for higher bandwidth and greater performance at lower costs with less power for myriad end markets, ranging from automotive, consumer and wired/wireless communications to aerospace and defense.

"We are reaching the tipping point at which FPGAs become the prevailing silicon platform of choice for electronic manufacturers who need customization to differentiate their products, but are faced with incredibly unattractive ASIC development costs," said Moshe Gavrielov, Xilinx president and CEO. "But in order for customers to increase their adoption of FPGAs, it's essential that we provide a comprehensive design environment that enables global design teams to address the 'programmable imperative' and deliver products faster under these challenging economic and business conditions."

The Programmable Imperative

As Moore's law continues to deliver the benefits of higher chip density and performance along with the challenges of increased development and manufacturing complexity, the industry is seeing increasing adoption of FPGAs for next-generation system designs in lieu of traditional application-specific integrated circuits (ASICs) and application-specific standard parts (ASSPs). In fact, Gartner, Inc. predicts the ratio of FPGA designs to ASIC designs was about 25 to one in 2008 - highlighting a programmable imperative trend that the research firm expects to continue for the foreseeable future.*

"Platform design is the wave of the future," said Bryan Lewis, Semiconductor Research VP for Gartner. "Design reuse, time to market, and risk management are of top importance to system designers in general and especially in this troubled economy. Platform design brings clear benefit to the market while controlling the cost for both chip suppliers and system designers."

Addressing the programmable imperative requires a two-fold commitment. The first is delivering programmable silicon innovations that supply industry-leading value for every key figure of merit against which FPGAs are measured (price, power, performance, density, features, and programmability). The second is to provide the people who build electronic systems with tools, methodologies and IP for enabling FPGAs to deliver on their promise of fast-time-to-market and flexibility.

Targeted Design Platform

The Xilinx targeted design platform strategy encompasses the integration of five key elements:

    --  New Xilinx Virtex-6 and Spartan-6 FPGAs
    --  Design environments supporting and integrating industry-proven        
        methodologies
    --  Scalable boards and kits adopting the industry standard FPGA Mezzanine
        Connector
    --  Socketable intellectual property (IP) cores
    --  Robust reference designs

Each of the elements, excluding the Xilinx FPGA device, is delivered by Xilinx or its third-party network and is supported by a robust ecosystem of design service expertise. Targeted design platforms enable software and hardware designers alike to leverage open standards, common design methodologies, development tools, and run-time platforms. This allows designers to spend less time developing the infrastructure of an application and more time building differentiating features into the end application.

Xilinx Virtex-6 and Spartan-6 FPGA Families

The mix of programmable logic and configurable hard IP built using the latest process technologies from UMC and Samsung enables Virtex-6 and Spartan-6 FPGAs to deliver twice the capacity at half the power consumption compared to previous families. Xilinx uses multiple foundries to provide the best technical solution for its customers. Both foundries are aligned with Xilinx's strategy to optimize for power, performance, and cost and are recognized by the industry as proven manufacturers with well-established, low power, and advanced process technology.

With up to 760K logic density and more than 38Mbit of BlockRAM and 2,000 DSP slices, these new Xilinx devices set new benchmarks in on-chip performance. In addition, the new families offer up to 64 GTH transceivers that run up to 11.2 Gbps, enabling support for OTU (optical transport unit) specifications for the optical transport market, PCI(R) Express-compliant hard blocks supporting root port functionality, and dedicated DDR3 memory controllers. These features help design teams keep up with the demands of bringing systems together, whether over a backplane, across fiber or copper, chip-to-chip, or connected to the latest high-speed memories available. With the new device families, system designers can also take advantage of more than 100 IP cores and reference designs across Xilinx FPGA families and development platforms.

For more information, go to www.xilinx.com/6 and reference separate press announcements, "New Xilinx Virtex-6 FPGA Family Designed for Satisfying the Insatiable Demand for More Bandwidth and Lower Power" and "New Xilinx Spartan-6 FPGA Family Brings Low-Power, Connectivity, and High-Performance to Cost-Sensitive Electronic Systems."

Availability

Device details and software support are available now through the Virtex-6 and Spatan-6 early access programs. Spartan-6 devices are sampling to customer now. Initial Virtex-6 device samples will be available in the second quarter of 2009. Xilinx targeted design platforms providing fully integrated software support, tested IP, and reference designs with boards and kits will be available in the second half 2009. Xilinx Engineering Services support is also immediately available with engineering resources to augment customer design teams and to provide expert design-specific advice and FPGA optimization. For more information, visit http://www.xilinx.com/services.

To learn more or to get started on new Virtex-6 and Spartan-6 designs, system architects, system design managers and engineers can visit www.xilinx.com/6 or contact their Xilinx sales representative.

About Xilinx

Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit http://www.xilinx.com.

* Bryan Lewis, Gartner, Design Automation Conference, June 2008

#907p

XILINX, the Xilinx logo, Virtex, Spartan and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

    Editorial Contacts:
    Bruce Fienberg
    Xilinx, Inc.
    (408) 879-4631
    bruce.fienberg@xilinx.com

Web site: http://www.xilinx.com/

Featured Video
Jobs
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise