Agilent Technologies’ GoldenGate Tool Now Supported as Part of STMicroelectronics’ 65nm RF Design Platform

SANTA CLARA, Calif.—(BUSINESS WIRE)—January 21, 2009— Agilent Technologies (NYSE:A) today announced support for Agilent’s GoldenGate RFIC simulation, analysis and verification tools as part of STMicroelectronics’(ST) 65nm Design Platform. The qualification of GoldenGate for ST’s 65nm RF technology is part of a long-term collaboration between the two companies to accelerate customers’ RF IP development time.

“The support of GoldenGate in ST’s 65nm Design Platform allows our customers and our internal RF designers to use the best-in class simulation engine for RFIC design and verification,” said Jean-Paul Morin, CAD manager, Technology R&D, ST. “RFICs at advanced process nodes are very complex, and time to market can be significantly impacted without the right strategy for design and verification. We see GoldenGate as a cornerstone of this methodology for the mutual benefit of ST and its customers.”

ST’s 65nm RF Design Platform allows designers to develop high-performance system-on-chip products for low-power, wireless, networking, consumer and high-speed applications. It is fully supported by the industry’s leading CAD tools from Agilent and other leading EDA vendors.

“The long-standing relationship with STMicroelectronics has met many milestones for RFIC design in adopting Agilent’s EDA platforms and tools for RFIC design, including our RF Design Environment and Momentum EM simulator,” said Thierry Locquette, Global EDA account manager with Agilent’s EEsof EDA division. “I am pleased that we have reached yet another milestone with the adoption of GoldenGate for RF simulation and advanced verification, proving that our next generation of RFIC tools continues to meet the company’s high standards.”

About GoldenGate

Agilent’s GoldenGate software is an advanced simulation and analysis solution for integrated mixed signal RFIC designs. Its unique simulation algorithms are optimized for the challenging demands of today’s complex RFICs, and its capacity enables full characterization of complete transceivers, including parasitics, prior to tape-out. GoldenGate includes frequency domain, time domain and mixed-signal simulation technologies to ensure proper device operation, increased manufacturability and reduced design spins. It also includes a suite of automation tools that helps designers easily launch simulations, quickly analyze circuit performance and diagnose problems with mixed-signal RFICs earlier in the design cycle. GoldenGate is part of Agilent’s RFIC solution, including Momentum for planar 3-D EM simulation and Ptolemy for standards-based wireless compliance analysis.

About Agilent EEsof EDA Software

Agilent EEsof EDA is an industry-leading provider of RF-mixed signal circuit and system-design software. The software is the result of more than 30 years of innovation by the world’s premier RF design and software development engineers, who focus on understanding and solving designers’ problems. Agilent EEsof EDA software is compatible with and is used to design the company’s test and measurement equipment. Additional information is available at www.agilent.com/find/eesof.

About Agilent Technologies

Agilent Technologies Inc. (NYSE:A) is the world’s premier measurement company and a technology leader in communications, electronics, life sciences and chemical analysis. The company’s 20,000 employees serve customers in more than 110 countries. Agilent had net revenues of $5.8 billion in fiscal 2008. Information about Agilent is available on the Web at www.agilent.com.

NOTE TO EDITORS: Further technology, corporate citizenship and executive news is available on the Agilent news site at www.agilent.com/go/news.



Contact:

Agilent Technologies Inc.
Janet Smith, +1-970-679-5397
janet_smith@agilent.com

Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise