STARC Qualifies Cadence Encounter Conformal Constraint Designer for STARCAD-CEL Flow

SAN JOSE, CA -- (MARKET WIRE) -- Jan 15, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that the Semiconductor Technology Academic Research Center (STARC) in Japan has qualified the Cadence® Encounter® Conformal® Constraint Designer for use in the STARCAD-CEL design flow for advanced semiconductor design. The qualification demonstrates that Encounter Conformal Constraint Designer has delivered production-quality results and provides a robust solution for the various requirements of multiple STARC member companies.

"Designers spend a lot of time manually assembling chip-level design constraints, which can be tedious and error prone," said Nobuyuki Nishiguchi, Vice President and General Manager, Development Department 1 at STARC. "With the Cadence Encounter Conformal Constraint Designer, one can quickly integrate and optimize block-level constraints, while using what-if analysis to create effective chip-level constraints. This results in significantly improved productivity and design quality."

To qualify, Encounter Conformal Constraint Designer passed a rigorous test involving more than 100 individual evaluation items. By qualifying for the STARCAD-CEL flow, Encounter Conformal Constraint Designer becomes an integral part of an advanced-node methodology widely deployed in Japanese companies developing large-scale, complex digital designs utilizing advanced low power and design-for-manufacturing techniques.

Encounter Conformal Constraint Designer's template generation and check features are already qualified by STARC and adopted in the flow. The addition of SDC integration features in Conformal Constraint Designer completes the constraint generation flow for STARC member companies, improving time to tapeout and quality of results compared to manual debugging.

"Cadence Encounter Conformal Constraint Designer delivers a robust, production-quality flow for constraint management that reduces time to tapeout and improves the quality of results for complex SoCs," said Andy Lin, VP of R&D, Formal Verification at Cadence Design Systems. "Fundamentally, this means STARC member companies can reduce the risk of production problems, allowing for a faster ramp to volume production at advanced process nodes."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Conformal are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:

Dan Holden
Cadence Design Systems, Inc.
408-944-7457

Email Contact


Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise