Cadence Provides Open Source OVM Adoption Solution for VMM Users in Response to Industry Demand

SAN JOSE, CA -- (MARKET WIRE) -- Dec 04, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced the release of an open-source SystemVerilog solution to help users include Synopsys' Verification Methodology Manual verification IP (VMM VIP) as they adopt the advanced environments supported by the Open Verification Methodology (OVM). This solution leverages investment in existing verification components in order to take advantage of the industry-leading features of the OVM and its vibrant ecosystem. These features include verification language interoperability, scaling from block to system, inter-component communication using transaction-level modeling, and advanced object-oriented capabilities for reuse and customization of these components.

"The verification ecosystem has enthusiastically recognized the superior features of the OVM," said Michal Siwinski, Verification Solution and Product Marketing group director at Cadence. "We are seeing a growing demand for assistance in adopting the OVM, especially given the tremendous breadth of Cadence's line of verification IP. This new solution arises directly from our experiences helping customers move from VMM VIP testbenches to the OVM with minimal recoding. We are making it available as open source as a way to invite more VMM VIP users to share in the benefits of the OVM."

The Cadence solution, built on top of the OVM 2.0 release, lets users run both OVM and VMM VIP within a single OVM environment. The OVM environment configures the VMM VIP, which communicates using both OVM sequences and virtual sequences, and uses the OVM message utility.

"We have a lot of experience in both methodologies and find clear advantages in the OVM," said Adrian Coman, CEO of TrustIC. "Increasingly, our customers use our services to move to the OVM, and that places us in a unique position. We have evaluated the Cadence solution and find it to be excellent for enabling OVM productivity."

As an active member of the Accellera VIP Technical Subcommittee (TSC), Cadence has worked with other committee members to define the requirements for interoperability among different verification methodologies. The Cadence solution is freely available to all Accellera VIP TSC members as a proof-of-concept implementation meeting their requirements.

Availability

The SystemVerilog source code and documentation are available immediately in the "Community Contributions" area of the OVM World site at http://www.ovmworld.org.

About the Open Verification Methodology

The Open Verification Methodology is the first open, language-interoperable verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows. The OVM is supported by more than 50 companies offering training, services, and products.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence is a registered trademark and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact


Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
GPU Design Verification Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise