Tanner EDA to Present on Layout Design and Verification for Analog and Mixed-Signal and MEMS Design at MAP2008

FUKUOKA, JAPAN and MONROVIA, CA -- (MARKET WIRE) -- Nov 21, 2008 --


Who:

Tanner EDA, the world leader in PC-based analog and mixed-signal (AMS) circuit design tools, will attend the 8th International Workshop on Microelectronics Assembling and Packaging (MAP2008). Yoshiko Shimogaki of Tanner Research Japan K.K. is presenting on the topic of layout design and verification during the MAP2008 session on Electronic Design Automation (EDA) tools for Analog/Mixed-Signal circuit and MEMS (Microelectromechanical Systems) design.

When:

Tanner EDA Presentation: 16:05 ~ 16:25, Thursday, November 27, 2008
MAP2008 Workshop: November 26-28, 2008

Where: JAL Resort Seahawk Hotel Fukuoka, Fukuoka, Japan

Information:

To arrange an appointment with Tanner EDA at MAP2008, please email Email Contact.

For more information about Tanner EDA, please visit www.tannereda.com or www.tanner.jp.

For information about MAP2008, please visit http://map-and-rts.com/blog1/.

About Tanner EDA

Tanner EDA is a leading provider of PC-based electronic design automation (EDA) software solutions for the design, layout and verification of analog and mixed-signal ICs and MEMS. For more information on Tanner EDA products, visit www.tannereda.com.

All trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact:
Georgia Marszalek
ValleyPR for Tanner EDA
+1 650 345 7477

Email Contact


Featured Video
Latest Blog Posts
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Everspin
Jobs
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise