TSMC Adopts Mentor Graphics Calibre Equation-Based DRC Feature for Advanced Physical Verification

WILSONVILLE, Ore.—(BUSINESS WIRE)—October 7, 2008— Mentor Graphics Corporation (NASDAQ:MENT) today announced that TSMC and Mentor Graphics collaborated on physical verification (PV) solutions leveraging a new feature of the Calibre® nmDRC product called Equation-Based DRC. Equation-Based DRC allows users to check and correct issues that are very difficult to perform today with classic DRC methods. Continuous multi-dimensional (2D, 3D) functions allow integrated circuit (IC) developers to implement design-for-manufacturing (DFM) functionality directly within their PV flows.

TSMC has targeted general market availability of physical analysis decks supporting these new capabilities for its 32 nanometer (nm) process technologies. The advanced capability of Calibre Equation-Based DRC is that it allows designers to perform important physical verification checks that are difficult with other approaches, said S.T. Juang, senior director of design infrastructure marketing at TSMC. Equation-Based DRCs ability to model complex DFM phenomena in a simple way allows TSMC to create advanced physical analysis decks and utilities to help designers achieve higher first-pass yield, and to accelerate their ramp to volume production.

Calibre customers can now incorporate complex manufacturing checks in a more accurate and straightforward manner with reduced PV deck size and improved designer debug productivity. Calibre customers employ equation-based DRC applications on the newest processes to address advanced lithography and manufacturability issues, and also on mature processes at 180nm and above in automotive, advanced mixed signal, and radio frequency applications. For example, Equation-Based DRC has enabled TSMC to create advanced DFM gate and interconnect checking applications. Other advanced-node applications that can be addressed using Equation-Based DRC include multi-dimensional compliance, poly corner rounding, gate uniformity, current density, and IR drop analysis and verification.

Equation-Based DRC is just the latest example of how Calibre continues to revolutionize physical verification and analysis, said Joe Sawicki, vice president and general manager for the Design-to-Silicon Division at Mentor Graphics. As the industry market share leader and signoff standard, Calibre has a proven track record for speed, accuracy and reliability using conventional verification approaches. Now Equation-Based DRC adds a whole new dimension to the Calibre platform that addresses new design and manufacturing challenges and will allow designers to achieve higher first-pass yield.

For more information see http://www.mentor.com/neweqDRC.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ:MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worlds most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon, 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics and Calibre are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)



Contact:

Mentor Graphics
Gene Forte, 503-685-1193
Email Contact
Sonia Harrison, 503-685-1165
Email Contact

Featured Video
Latest Blog Posts
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
Industry Predictions for 2025 – Cofactr
Sanjay GangalEDACafe Editorial
by Sanjay Gangal
EDACafe Industry Predictions for 2025 – Everspin
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
CHIPLET SUMMIT 2025 at Santa Clara Convention Center Santa Clara CA - Jan 21 - 23, 2025
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise